This paper demonstrates two methods of noise signal generation for ADC testing. Digital pseudo-random number generator based on LFSR and combinations of LFRS are used. The objective of this exploration is to develop device for generation noise signal with uniformly distributed amplitudes. The signal should be used to measure parameters of AD converters using histogram test method.

1. Basic of digital white noise generator

Now days there is a large group of pseudo random number generators [1], [2]. We can choose pseudo random number generator with special properties like a correlation, sequence structure or length of generated sequences. Strongly emphasized are binary maximal-length sequences, also known as m-sequences. The research is focused to periodic binary sequences since they can be easily implemented in small hardware compared to aperiodic binary sequences. We choose simple linear feedback shift register (LFSR) as pseudorandom number generator.

Its properties are well known. They are generating m-sequences with length of $2^n-1$, where $n$ is bit width of used shift register. Distribution of amplitudes is strictly uniform and one of the most important parameter of generated numbers (noise) is PACF (Periodic Auto Correlation Function) defined by formula

$$R_{x,s}(s) = \frac{1}{N} \sum_{i=1}^{N} x_{i+s}$$

(1)

Where $N$ is period of generator, $s$ is shift index and $x$ is output vector of one period of generated noise. In this exploration, is used LFSR and its bit width is 32 bits and so its period length is maximally $2^{32}$ with zero suppression logic and with no additional logic $2^{32} - 1$.

2. Generating uniformly distributed noise signal

One of the methods used to generate uniformly distributed noise signal from normally distributed (Gaussian) noise signal is Step-Gauss method [3]. The problem is that you have to wait whole period of generation and setting the mean value till you can say that output signal is uniformly distributed.

Our new method is to sweep (control) the mean value by other PRNG source with uniformly distributed pseudo random numbers, see Figure 1.

![Figure 1. Structure of the digital uniformly distributed white noise generator](image-url)
DHS is digital hysteresis switch. In this exploration the hysteresis limits are equal so it works only like comparator. It compares output from LFSR against output from DLFSR and produces binary coded signal. LFSR must work m-times faster then DLFSR, where DLFSR is controlled linear feedback shift register, and m is integer multiple of n. The mean block produces exact mean value of input PWM signal, during one period cycle of LFSR. Output signal is sampled by SAMPLE CLK from LFSR. These requirements are necessary for proper function of this generator and from them arises some parameters limits for this device.

The most important parameter is maximal frequency of generated band limited white noise \( f_{BWNH} \) and it can be calculated by this formula

\[
f_{BWNH} = \frac{f_{CLK}}{2^n}
\]  

(2)

Where \( CLK \) is system clock speed and \( n \) is bit width of LFSR. \( 2^n \) is period of LFSR implemented in FPGA with additional logic for zero state suppression. Maximal frequency of generated band limited white noise \( F_{BWNH} \) is limited by the bit-width of LFSR and thus it is better to use LFSR with short period e.g. 6 bits.

Next problem is the whiteness of generated noise, if short period is used. To solve this problem DLFSR from simple PRNG with uniform distribution to bank of PRNGs of bit width \( n \) have to be improved. From that bank, set of uniformly distributed pseudo-random signals are produced. If each of them is used as control signal for DHS block, unique pattern of noise signal is generated. Maximal length of the pattern period is factorial of \( n \) multiplied by \( 2^n \). So minimal frequency of band limited white noise can be calculated by formula

\[
f_{BWNL} = \frac{f_{CLK}}{2^n n!}
\]  

(3)

In developed device system clock 20 MHz is used and band width limits for maximal pseudo random pattern are calculated as follows, Table I.

<table>
<thead>
<tr>
<th>( N )</th>
<th>5</th>
<th>6</th>
<th>11</th>
<th>12</th>
</tr>
</thead>
<tbody>
<tr>
<td>( f_{BWNH} ) [kHz]</td>
<td>625</td>
<td>312.5</td>
<td>9.77</td>
<td>4.88</td>
</tr>
<tr>
<td>( f_{BWNL} ) [kHz]</td>
<td>5.21</td>
<td>0.43</td>
<td>0.36</td>
<td>0.015</td>
</tr>
</tbody>
</table>

3. Signal simulation

Spectrum of generated signal was calculated, Figure 2.

![Figure 2. Spectrum of the output uniformly distributed white noise signal.](image)
On the beginning of the spectrum is low drop corresponding to formula (3). For simulation DLFSR with 32 PRNGS of bit width 5 were used. Calculated PACF for generated noise is at Figure 3.

![Figure 3. PACF of generated pseudo random numbers with long period](image)

PACF is symmetric around the centered because of the periodicity of generated sequence.

The problem of this arrangement is the DLFSR block. For a proper function showed afore we have to realize full set of different pseudo random sequences by some PRN generator. It means realize \(n!\) LFSRs in this case. This can be realized by memory area where are pseudo random numbers stored.

In this case this design isn’t much better than DDS noise generation. It takes too much memory for higher bit resolution and extended generated period.

Better solution is to find different LFSR structure with same bit width and different generated numbers. The condition of each LFSR is to generate maximal pseudorandom sequence. Unfortunately for specified bit width of LFSR there exist only finite and small set of different LFSR generators with maximal sequence (period) as shown in Table II.

<table>
<thead>
<tr>
<th>(n)</th>
<th>(N)</th>
<th>Number of maximal sequences</th>
</tr>
</thead>
<tbody>
<tr>
<td>3</td>
<td>7</td>
<td>2</td>
</tr>
<tr>
<td>4</td>
<td>15</td>
<td>2</td>
</tr>
<tr>
<td>5</td>
<td>31</td>
<td>6</td>
</tr>
<tr>
<td>6</td>
<td>63</td>
<td>6</td>
</tr>
<tr>
<td>7</td>
<td>127</td>
<td>18</td>
</tr>
<tr>
<td>8</td>
<td>255</td>
<td>16</td>
</tr>
<tr>
<td>9</td>
<td>511</td>
<td>48</td>
</tr>
<tr>
<td>10</td>
<td>1023</td>
<td>60</td>
</tr>
<tr>
<td>11</td>
<td>2047</td>
<td>176</td>
</tr>
<tr>
<td>12</td>
<td>4095</td>
<td>144</td>
</tr>
</tbody>
</table>

It is obvious that this solution is better for higher bit width of LFSR because of higher number of possible maximal sequences. We have to redesign formula (3) for respecting, Tab.II. We obtain formula

\[
  f_{BWL} = \frac{f_{CLK}}{2^n S} \tag{5}
\]

Where parameter \(S\) is the number of maximal sequences. In the Table III are recalculated new values. From table is obvious that minimal generated frequency is higher than generated by first method.

In Figure 4 is PACF of generated noise sequence with the second method for 5 bits LFSR with 6 unique LFSRs in DLFSR bank.
Table III. White noise bandwidth as function of LFSRs bit width

<table>
<thead>
<tr>
<th>n</th>
<th>6</th>
<th>7</th>
<th>11</th>
<th>12</th>
</tr>
</thead>
<tbody>
<tr>
<td>f_{BWNL} [kHz]</td>
<td>52.08</td>
<td>8.68</td>
<td>0.06</td>
<td>0.03</td>
</tr>
</tbody>
</table>

Figure 4. PACF of generated pseudo random numbers with short period

4. Hardware design

For simplicity and possibility of upgrades a Field Programmable Gate Array (FPGA) Acex 1K was used for the design. The LFSR and hysteresis switch are implemented in software. The AHDL programming language was used. The device has possibility to be controlled by PC over the USB interface, so a user can set hysteresis limits and start point of LFSR (i.e. SEED). The USB can also be used as power supply for the device or we can use an external power supply.

5. Conclusion

Simulation and basic experimental measurement has shown, that this is a new simple method of generating noise signal with given statistical distribution and parameters. From simulation result is obvious that for short period can be used first method of generation and for longer periods it’s better to use the second one.

Acknowledgement

The research of digital noise generator was supported by the research program MSM6840770015 "Research of Methods and Systems for Measurement of Physical Quantities and Measured Data Processing" of the CTU in Prague sponsored by the Ministry of Education, Youth and Sports of the Czech Republic.

References