

# AN EFFICIENT $\Delta\Sigma$ NOISE-SHAPING ARCHITECTURE

János MÁRKUS

Advisors: István KOLLÁR, Gábor C. TEMES

## I. Introduction

$\Delta\Sigma$  analog-to-digital converters are capable of achieving high resolution in wideband applications. Often these designs use multi-stage structure with small oversampling ratio ( $OSR^1$ ), incorporating multibit quantizers. One example is the Leslie-Singh architecture which requires a multibit quantizer in the second stage, clocked by the oversampling clock (Fig. 1(a)). Because only very fast ADC's can meet this requirement, it is advantageous to use a reduced-sample-rate second stage, as suggested in [1] (Fig. 1(b)).




Figure 1: (a) The Leslie-Singh and (b) the reduced-sample-rate architecture

This structure is based on the observation that an  $N^{th}$ -order noise transfer function ( $NTF$ ) is similar to the denominator of the same order decimation filter, if the filter is the traditional “sinc-type” filter. In this case the denominator of the sinc filter cancels the digital  $NTF$  following the multi-bit ADC, and one can reduce the clock frequency of the second stage by  $N$ . Unfortunately, it also causes an  $N$ -fold increase in the noise power [2]. This means that the signal to (inband) noise ratio (SNR) decreases by 3 dB for each doubling of  $N$ .

In the following, an optimizing technique is introduced which can avoid this SNR loss.

## II. Optimized transfer function

In the ideal case, the output of a two-stage modulator contains only the input signal and the quantization noise of the second stage, i.e.  $Y = H_1 H_{dec} U + H_2 H_{dec} Q_2$  (Fig. 1), where  $H_1$  is usually a delay factor,  $H_2$  is the digital replica of the first-stage noise transfer function, and  $H_{dec}$  is the transfer function of the decimation filter. In order to use the reduced-sample-rate architecture,  $H_2$  should be cancelled by the denominator of  $H_{dec}$ . In this case,  $Y$  becomes

$$Y = H_1 H_{dec} U + \text{num}(H_{dec}) Q_2. \quad (1)$$

In order to maximize the SNR, the power of the inband noise should be minimized. This can be done by modifying the zeros of  $H_{dec}$ . The poles of  $H_{dec}$  should be chosen so as to cancel the zeros around  $f = 0$ , and hence the  $NTF$  of the first stage should be modified as well in order to be cancelled by the denominator of the decimation filter.

<sup>1</sup>In the terminology of  $\Delta\Sigma$ -converters,  $OSR$  is the ratio of the sampling rate of the modulator ( $f_s$ ) and the Nyquist rate of the signal ( $2f_{bw}$ ).

Assuming that the decimation ratio of the first decimation stage is  $N$ , a second-order  $H_{\text{dec}}$  and the  $NTF$  with the modified zeros and poles can be described as

$$H_{\text{dec}}(z) = \frac{1 - 2(\cos N\alpha)z^{-N} + z^{-2N}}{1 - 2(\cos \alpha)z^{-1} + z^{-2}}, NTF = 1 - 2(\cos \alpha)z^{-1} + z^{-2} \quad (2)$$

where  $\alpha$  represents the angle of the complex conjugate zeros. If  $\alpha \neq 0$ ,  $H_{\text{dec}}(z)$  becomes the so-called Rotated Sinc (RS) filter [3]. In our case  $\alpha$  should be optimized to minimize the inband noise power of  $Q_2$ , i.e. to minimize

$$\int_0^{\frac{f_s}{2OSR}} |\text{num}(H_{\text{dec}})|^2 df. \quad (3)$$

Substituting  $\text{num}(H_{\text{dec}})$  into Eq. (3), the optimal  $\alpha$  in our case becomes

$$\alpha = \frac{1}{N} \cos^{-1} \left( \frac{\sin \left( \frac{\pi N}{OSR} \right)}{\frac{\pi N}{OSR}} \right). \quad (4)$$

In a second-order structure one can achieve 3.8 dB improvement in the SNR using this method as compared to the traditional  $NTF$  and sinc filter.

### III. Result, Conclusion




Figure 2: The output spectra.

The introduced technique has been validated using MATLAB simulation of a second-order Leslie-Singh structure with an oversampling ratio of 4. The output spectrum and the SNR after the first decimation stage are shown in Fig. 2. The dotted lines show the boundary of the signal band.

Fig. 2(a) shows a 2<sup>nd</sup> order modulator with full-speed second stage and 3<sup>rd</sup> order decimator (original structure), Fig. 2(b) shows the reduced-sample-rate architecture with 2<sup>nd</sup> order decimation, and Fig. 2(c) shows the proposed architecture with 2<sup>nd</sup> order decimation. The inband noise power has been reduced by more than 3 dB in this latter one compared to the reduced-sample-rate structure, so there is no loss in SNR compared to the original full-speed structure.

The introduced method can be extended also for higher-order modulators. It can be shown that the SNR achieved by the proposed design is then even better than that of the original full-speed structure. The described method is an optimization of the complete MASH structure, hence, it gives different results than the simple optimization of the zeros of a single-stage modulator [4] or the zeros of the decimation filter itself [3].

### References

- [1] Wei Qin, Bo Hu, and Xieting Ling. "Sigma-delta ADC with reduced sample rate multibit quantizer". *IEEE Trans. on Circuits and Systems – II. Analog and Digital Signal Processing*, 46(6):824–828, June 1999.
- [2] J. C. Candy. "Decimation for sigma delta modulation". *IEEE Trans. Commun.*, 34(1):72–76, January 1986.
- [3] L. Lo Presti. "Efficient modified-sinc filters for sigma-delta A/D converters". *IEEE Trans. on Circuits and Systems – II. Analog and Digital Signal Processing*, 47(11):1204–1213, November 2000.
- [4] R. Schreier. "The Delta-Sigma Toolbox v5.1 user's manual", 1998. URL: <ftp://next242.ece.orst.edu/pub/delsig.tar.z>.