Digital design laboratory 2

Introduction

- This week you will learn about implementing basic combinational circuits
- First the 3 gates will be implemented: AND, OR and NOT
- In the second part you will design and implement simple combinational circuits
- You will also learn how to use the simulator

• To get started, launch the Xilinx ISE



• Select File -> New project...



- Name: Digital_design_lab_2
- Work on the D: directory!
- Press Next

≽ New Project Wizard

Create New Project Specify project location and type.

Enter a name, location	ons, and comment for the project		
Name:	Digital_design_lab_2		
Location:	D:\Digital_design_lab_2		
Working Directory:	D:\Digital_design_lab_2		
Description:			
-Select the type of to	p-level source for the project		
Top-level source typ	e:		
HDL			\sim
More Info		Next >	Cancel

 \times

- Set the properties of the board: Family: Spartan3E
 Device: XC3S250E
 Package: TQ144
 Speed: -4
- If everything is set properly, press Next



←Project Settings

Specify device and project properties.

Property Name	Value	
Evaluation Development Board	None Specified	~
Product Category	All	~
Family	Spartan 3E	~
Device	XC3S250E	~
Package	TQ144	~
Speed	-4	N
Top-Level Source Type	HDL	~
Synthesis Tool	XST (VHDL/Verilog)	\ \
Simulator	ISim (VHDL/Verilog)	~
Preferred Language	Verilog	\ \
Property Specification in Project File	Store all values	\ \
Manual Compile Order		
VHDL Source Analysis Standard	VHDL-93	`
Enable Message Filtering		

• Press Finish

≽ New Project Wizard

←Project Summary

Project Navigator will create a new project with the following specifications.

Project:
Project Name: Digital_design_lab_2
Project Path: C:\Users\cloud\Digital_design_lab_2
Working Directory: C:\Users\cloud\Digital_design_lab_2
Description:
Top Level Source Type: HDL
Device:
Device Family: Spartan3E
Device: xc3s250e
Package: tq144
Speed: -4
Top-Level Source Type: HDL
Synthesis Tool: XST (VHDL/Verilog)
Simulator: ISim (VHDL/Verilog)
Preferred Language: Verilog
Property Specification in Project File: Store all values
Manual Compile Order: false
VHDL Source Analysis Standard: VHDL-93
Message Filtering: disabled
More Info
Nordan Voden Tillisti

Cancel

• Right click on the xc3s250e-4tq144 label, and select New Source...

> 13	SE Projec	t Naviga	itor (l	P.2 0 1	31013) -	C:\Users\cl	loud\Di	igital_desig	gn_lab_2۱	Digit	tal_desi	ign_lał	o_2.xis	e					
File	Edit	View	Proj	ect	Source	Process	Tools	Windo	w Layo	out	Help								
	> 🗟		101	Ж	D D	× 15	2	» 🄎	9 9 9	B)	ه م	N	6		Ð	۶	k?	Σ	*
Desig	n					↔□₽×	<												
T,	View: 💽) 🔯 Imp	oleme	ntatio	n 🔿 🞆	Simulation	-												
61	Hierarch	ıy				^													
8	b - ()	xc3s2506	e-4tq	144															
				New	Source														
		The viev	6	Add	Source														
鱼	You	You can	8	Add	Copy of	Source													
		from the		Man	ual Com	pile Order													
		Libraries		Impl	ement To	op Module		_											
		Use:		File/I	Path Disp	olay		•											
				Expa	nd All														
		•		Colla	apse All														
			M	Find			Ctrl+I	-											
				Desig	gn Prope	rties													
			ωακ	e proj	есс.														

- Select Verilog Module
- Name: module_1
- Do not modify the Location!
- Make sure the "Add to project" checkbox is checked
- Press Next

New Source Wizard	:
Select Source Type Select source type, file name and its location.	
 IP (CORE Generator & Architecture Wizard) Schematic User Document Verilog Module Verilog Test Fixture VHDL Module VHDL Library VHDL Package VHDL Test Bench Embedded Processor 	File name: module_1 Location: C:\Users\cloud\Digital_design_lab_2

- We will use the switches as inputs, and the LEDs of the board as outputs in the current module
- Set the sw and Id (lowercase "L", not uppercase "i"!) signals as:

≽ New Source Wizard

 \times

←Define Module

Specify ports for module.

Module name module_1						
Port Name	Direction	٦	Bus	MSB	LSB	^
sw	input	\sim	\checkmark	7	0	
Id	output	\sim	\checkmark	7	0	
	input	\sim				
	input	\sim				
	input	\sim				

• Press Next, then press Finish



• The new module has been added to the project:



• A template module has been generated:

20
20
21 module module_1(
22 input [7:0] sw,
23 output [7:0] ld
24);
25
26
27 endmodule
28

• According to AsicGuru.com:

Module Declaration

A module is the principal design entity in Verilog. The first line of a module declaration specifies the name and port list (arguments). The next few lines specifies the i/o type (input, output or inout, see Sect. 4.4.) and width of each port. The default port width is 1 bit.

Then the port variables must be declared, the default is wire. Typically inputs are wire since their data is latched outside the module.

Syntax

module module_name (port_list);
input [msb:lsb] input_port_list;
output [msb:lsb] output_port_list;
inout [msb:lsb] inout_port_list;
... statements ...
endmodule

- In our case a module has been defined that has two ports:
 - The 8 bits wide ld is an output
 - The 8 bits wide sw is an input
- Both sw and Id are wires
- Now you have to add statements to the module to define its behavior
- In the first task, we will implement two four-input gates: an AND gate and an OR gate
- The inputs of the AND gate will be the first four switches (from the right). The second 4 switches will be the inputs of the OR gate.

- The output of the AND gate will be connected to the rightmost LED, Id[0]. The output of the AND gate will be connected through a NOT gate to Id[1] too.
- The OR gate's output will be connected to Id[2], and its inverse to Id[3].
- The Boolean equations are the following:
- $Id[0] = sw[0] \cdot sw[1] \cdot sw[2] \cdot sw[3]$, $Id[1] = (sw[0] \cdot sw[1] \cdot sw[2] \cdot sw[3])'$
- ld[2] = sw[4]+sw[5]+sw[6]+sw[7], ld[3]=(sw[4]+sw[5]+sw[6]+sw[7])'



• The following operators can be used in Verilog to implement the AND, OR and NOT operations:

Name	Verilog operator	Example
AND	&	a&b (2 input AND)
OR		a b c (3 input OR)
NOT	~	~x

• Add the following lines to the module

```
assign ld[0] = sw[0]&sw[1]&sw[2]&sw[3];
assign ld[1] = ~(sw[0]&sw[1]&sw[2]&sw[3]);
assign ld[2] = sw[4]|sw[5]|sw[6]|sw[7];
assign ld[3] = ~(sw[4]|sw[5]|sw[6]|sw[7]);
assign ld[7:4] = 4'b0000; // setting to constant 0
```

- The above code shows that signals of type wire can be driven continuously using the assign statement.
- You can see that the value assigned to a wire can be a constant or an expression (last line vs lines above).
- We set the upper 4 LEDs to constant 0 otherwise we would receive warning during the implementation

- The 4'b0000 expression is a constant. The 4 shows the bit width of the constant, b shows that its given in a binary form, and 0000 is the 4 bit value we want to assign.
- You can also define decimal or hexadecimal constants:
 - 4'd10: 4-bit decimal constant (1010)
 - 5'hB: 5-bit hexadecimal constant (01011)
- The resulting constant is always in binary form, the b, d, h specifiers define the base of the **source**, not the final result!

- Before implementing the design, we are going to test it using the simulator
- Before you do anything, make sure you have saved the modifications 🗉
- As a next step, switch to Simulation mode in the top left corner of the ISE:



• Right click on the xc3s250e-tq144 label, and select New Source



- Select Verilog Test Fixture
- Name: module_1_tf
- Do not modify the Location
- Make sure the "Add to project" checkbox is set
- Press Next

 The following windows appears, module_1 should be selected (since we want to test it):

 Press Next, then press Finish

Select a source with which to a	ssociate the new	v source.		
nodule_1				

 The ISE generates the skeleton for the test fixture file. Go to the initial begin – end part:

```
38
      initial begin
39
          // Initialize Inputs
40
          sw = 0;
41
42
         // Wait 100 ns for global reset to finish
43
         #100;
44
45
          // Add stimulus here
46
47
48
      end
49
```

- Here you can define arbitrary input for the module. The syntax is the following: #T sw = CONSTANT
- T defines the time interval (in nanoseconds) the simulator waits before setting the value defined with CONSTANT on the given variable (sw in this example).
- First, let's wait 100 nanoseconds, then set the input of the AND gate to 1101 and the input of the OR gate to 1000:
- To do so, add the following line after the Add stimulus here part: #100; sw = 8'b10001101

- The input can be interpreted as the following:
- #100; sw = 8'b10001101
- We want to wait 100 ns before setting the value
- The constant is given in binary form, and we want to define an 8-bit value
- The input of the OR gate is 1000, since sw[7], sw[6], sw[5] and sw[4] is the 4 input bits of the OR operation
- The input of the AND gate is 1101, since sw[3], sw[2], sw[1] and sw[0] are connected to the inputs of the AND operation



• Add two more lines to the stimulus part:

```
initial begin
   // Initialize Inputs
   sw = 0;
   // Wait 100 ns for global reset to finish
   #100;
   // Add stimulus here
   #100; sw = 8'b10001101;
   #100; sw = 8'b10001001;
   #100; sw = 8'b11001111;
end
```

Before continue, make sure all changes are saved!

• Select the module_1_tf file in the top left corner by left clicking on it



• After selecting it, press the + button next to the Isim simulator:



- To new options appear: "Behavioral Check Syntax" and "Simulate Behavioral Model"
- Right click on Simulate Behavioral Model, and select "Rerun All"



• The simulation output window pops up, you should see something like this:





• To see the full result of the simulation, press the "Zoom to full view" button on the bar above the main window.



• To see the output bits one-by-one, click on the triangle next to ld:



• Now you can see each outbut bit's waveform for the different inputs:



- For example, when the input on the sw is 10001101, ld[0] is 0, ld[1] is 1, ld[2] is 1 and ld[3] is 0.
- Remember: Id[0] is the output of the AND gate, Id[1] is the inverse of Id[0], Id[2] is the output of the OR gate, and Id[3] is the opposite of Id[2]. Thus, Id[0] is 1 if ALL of the lower 4 bits of sw is 1.

- Similarly, Id[2] is 1 if ANY of the upper 4 bits of the sw input is 1.
- Check the output for the other input combinations you have set in the test fixture file. Is the result in accordance with your expectations?

- Before you continue, close the ISim simulator (File -> Exit)
- Switch back to Implementation mode in the top left corner of the ISE:



- Now we will implement and download the module to the FPGA board. Thus, we have to define the ports for the LEDs and switches, just like on the first lab.
- A file has been prepared for this purpose, you can download it using the following link: <u>download</u>

- Download the file, and save it to the current working directory of your project (D:\Digital_design_lab_2).
- If you are not sure, you can check it in the title bar of the ISE:



• If the browser opens the file instead of displaying the download dialog window: right click, and select "Save as..."

• After saving the file (with .ucf extension), go back to the ISE, right click on the xc3s250e-4tq144 label, and select "Add Copy of Source..."



• Select the downloaded ucf file, and press Open:

Organize 🔻	New folde	r				□ ?
	^	Name	Date moo	dified Type	Size	
👷 Quick acce	255	xmsqs	2019. 09.	19. 15:40 File folder		
E Desktop	*	ipcore_dir	2019. 09.	19. 16:12 File folder		
🕂 Download	ds 🖈	iseconfig	2019. 09.	19. 15:40 File folder		
🔮 Documer	nts 🖈	📙 isim	2019. 09.	19. 17:20 File folder		
📰 Pictures	*	LOGSYS_SP3E.ucf	2019, 09,	19. 18:13 UCF File	6 KB	
📙 circle		📄 module_1.v	2019. 09.	19. 17:14 V File	1 KB	
🍌 Music		📄 module_1_tf.v	2019. 09.	19. 17:20 V File	2 KB	
📑 Videos						
📥 OneDrive						
💻 This PC						
🧊 3D Object	ts					
📃 Desktop						
🔮 Documer	nts 🧹					
	File na	me: LOGSYS_SP3E.ucf		~	Sources(*.txt *.vhd *.vhd	di *.v *.i ~
		L			Open	Cancel

• The following window appears, press Ok:

>Adding Source Files...

 \times

The following allows you to see the status of the source files being added to the project. It also allows you to specify the Design View association, and for VHDL sources the library, for sources which are successfully added to the project.

	File Name	Association		Library
1	CO LOGSYS_SP3E.	ucf Implementatio 🗸	work	~
2		Source file already	in project directo	ory. It was not necessa
3		path: LOGSYS_SP3	E.ucf	
Ade	ding files to project:			1 of 1 files (0 errors)
			ок с	ancel Help



• Left click on the plus sign next to module_1:



- Open the LOGSYS_SP3.ucf file (by double clicking on it).
- Uncomment the lines that belong to the switches and LEDs. Select the lines first, then right click, and select uncomment (see next slides).

• Uncommenting the switches:



• Uncommenting the leds:



• Press Save 🗉



• Select the module_1 file again on the left side:



- On the bottom left side of the screen, double click on "Generate Programming File"
- If everything went fine, you should see this:





 Connect your board to the USB. Remember the correct orientation of the JTAG connector:



• Start the LOGSYS GUI application:



• First, press the Power button:





• Press the JTAG Download checkbox:

Configuration	
🗹 JTAG Download	

• Press the Query JTAG chain button:

LDC221)					
⊢JT.	AG				
	Query JTAG chain				

• Then press the Configure the selected device... button

	Configure the selected device
_	

 Browse your working directory and select the generated bitfile, and press Open:

^	Name	Date modified	Туре	Size	
		2019. 09. 19. 18:21	File folder		
	xmsgs	2019. 09. 19. 18:22	File folder		
	📙 ipcore_dir	2019. 09. 19. 16:12	File folder		
	🔥 iseconfig	2019. 09. 19. 15:40	File folder		
- 61	📙 isim	2019, 09, 19, 17:20	File folder		
	🔥 xlnx_auto_0_xdb	2019, 09, 19, 18:21	File folder		
	🔥 xst	2019, 09, 19, 18:20	File folder		
	module_1.bit	2019, 09, 19, 18:22	BIT File	166 KB	
)					
File nam	e: module_1.bit ~			All configuration files (*.svf, *.b	
				Open	Cancel

 \sim

• Verify the correct behavior of the network using multiple input combinations. Are the LEDs turning on and off as you expect?

- In the next task, we will create a simple combinational circuit that has four inputs: a, b, c, d
- Input a will be driven by sw[3], b by sw[2], c and d by sw[1] and sw[0].
- The four input bits abcd will represent four bit binary numbers from 0 to 15.
- The output of the circuit will indicate whether the input can be divided by 5 or not (the remainder is 0).
- The following numbers fulfills this condition in the 0-15 domain:
- 0, 5, 10, 15



- Remember binary number representation: input abcd represents 2³2²2¹2⁰
- The corresponding product terms are the following:
 0: a'b'c'd', 5: a'bc'd, 10: ab'cd', 15: abcd
- Thus, the sum of products form of the Boolean function is:
- F = a'b'c'd' + a'bc'd + ab'cd' + abcd



- Add a new Verilog module to the project. If you need help, use slides 7-10
- Name: div_5
- Inputs: sw and Id, the same as in Task 1



• Now implement the Boolean function by adding the following lines:

- The example shows that long expressions can be divided into multiple lines to improve the readability of the code
- The function's output is connected to Id[0], the other leds are turned off.

• Right click on the div_3 file, and select "Set as Topmodule"



- Generate the programming file and upload it to the board. Using the switches, verify the circuit for every input from 0 to 15.
- If you need help, check slides 39-43
- Note: you will get some warnings since sw[7]..sw[4] is not used in this design. You can ignore this right now
- If you still have time: try to implement a function on your own thats output is one if the input can be divided by 3