
Digital design laboratory 3

- The first task is the implementation of the codechecker circuit we have designed on practice
- Valid BCD codes are 4-bit binary numbers that represent values between 0 and 9
- Thus, the circuit has 4 inputs and one error output
- The error output is set to 1 if the input is higher than 9


• Launch the Xilinx ISE:



Select File -> New Project...



- Name: Digital_design_lab_3
- Location: work on drive D:
- Press Next



Verify the settings


Family: Spartan3E

Device: XC3S250E


Package: TQ144

Speed: -4


Press Next and Finish




 Once the project is created, right click on the label "xc3s250e-4tq144", and select New Source...



- Select Verilog Module
- Name: BCD
- Do not modify the working directory
- Make sure the "Add to project" checkbox is checked
- Press Next



- Add "sw" as input, Bus is checked,
 MSB is 7 and LSB is 0
- Add "Id" as output, Bus is checked, MSB is 7 and LSB is 0
- Press Next, then press Finish



- The code checker has 6 invalid inputs: 10, 11, 12, 13, 14, 15
- So the error function consists of 6 minterms
- This could be transformed directly into a gate level circuit, but it require many gates (6 4-input AND gates, 1 6-input OR gate)
- Next slide summarizes the minimization process we did on practice
- The simplified circuit consists of 2 2-input AND gates and 1 2-input OR gate

Input (ABCD)	Error	Input (ABCD)	Error
0000	0	1000	0
0001	0	1001	0
0010	0	1010	1
0011	0	1011	1
0100	0	1100	1
0101	0	1101	1
0110	0	1110	1
0111	0	1111	1

• F = AB'CD'+AB'CD+ABC'D'+ABC'D+ABCD'+ABCD = AB'C+ABC'+ABC = AB'C+ABC'+ABC = AB+AC


- Add the following lines to the BCD module
- sw[3], sw[2], sw[1] and sw[0] will represent A, B, C, D
- Id[7]...Id[0] is also driven to avoid warning messages
- {N{EXPRESSION}} syntax: use curly braces! Description on the next slide

```
21 module BCD(
22
       input [7:0] sw,
       output [7:0] ld
23
24
       );
25
26
      assign 1d[0] = sw[3] & sw[2] | sw[3] & sw[1];
      // dummy line to avoid warnings caused by unused inputs and unset outputs:
2.7
      assign ld[7:1] = \{7\{sw[0]\&sw[4]\&sw[5]\&sw[6]\&sw[7]\}\};
28
29
   endmodule
```


- {N{EXPRESSION}} syntax:
 - EXPRESSION is a logical expression, it can be true or false
 - The above syntax means that "take the value of expression, and repeat it N times
 - For example, if EXPRESSION=1 (true) and N=6, the result is the following 6 bit binary number: 111111
- If you have added the code, save all changes before the next step




• In the top left corner, swith to simulation mode




• Right click on the "xc3s250e-4tq144" label, and select New Source...



- Select Verilog Text Fixture
- Name: BCD_tf
- Do not modify the location
- Check "Add to project"
- Press Next



- The "Associate source" window appers
- Select BCD
- Press Next




- The circuit will be tested using a for loop
- Add the following lines to your code
 - integer i; BEFORE the "initial begin" part
 - Copy the code after the "Add stimulus here" comment
 - Note: i++ is not accepted here
- Save all changes




```
Instantiate the Unit Under Test (UUT)
      BCD uut (
         .sw(sw),
         .ld(ld)
      integer i;
      initial begin
         // Initialize Inputs
40
         sw = 0;
41
         // Wait 100 ns for global reset to finish
44
         #100;
         // Add stimulus here
         for (i=0; i<16; i=i+1) // i++ is not accepted here!
48
         begin
            #25; sw = i;
49
50
         end
51
      end
52
53 endmodule
```

• In the top left corner, left click on the BCF_tf module:




 Press the + sign next to the Isim simulator, right click on "Simulate Behavioral Model" and select Rerun All




• The simulator starts and the waveforms appear, press the Zoom to Full View button:

 Right click on the sw[7:0] signal, select Radix->Hexadecimal



Do the same for the ld signal





Now you can read the inputs and outputs as hexadecimal values:



Try to switch to decimal representation

• Exit the simulator, and switch back to implementation mode:






 Now we will check the design verilog generates from the module code you have entered.

Left click on the BCD module in the top left corner


Press the + sign next to Synthesiye-XST, right click on "View RTL

schematic", and select "Rerun All"




Digital_design_lab_3


- Select "Start with a schematic of the top level block" in the popup window
- Press OK



 Double click inside the BCD module (red circle)




• The gate level design of the module appears:




• Study the design, focusing on the two and 2 gates and the or 2 gate (the and 5 gate belongs to our dummy line to avoid warnings)

- Now we will implement and download the module to the FPGA board. A file has been prepared for this purpose, you can download it using the following link: <u>download</u>
- If the browser opens the file instead of displaying the download dialog window: right click, and select "Save as..."
- Download the file, and save it to the **current working directory** of your project (D:\Digital_design_lab_2).
- If you are not sure, you can check it in the title bar of the ISE (top of the ISE window)


• Go back to the ISE, right click on the "xc3s250e-4tq144" label and select "Add copy of source"



• Browse the file you have downloaded, select it and press Open:



- The following window appears:
- Press OK
- If you have difficulties, ask for assistance




• Open the downloaded file inside the ISE, and uncomment the lines


belongig to "sw"and "ld"

Press save







Select the BCD module in the top left corner (left click)



• Then right click on "Generate Programming File", and select "Rerun All"



- Wait until the programming file is generated
- If everything is OK, you should see this:



Ask for assistance if you see errors (red X) or warnings (yellow!).


- If the program file was generated successfully, you can connect the FPGA board to the PC
- Mind the orientation of the JTAG connector!



Launch the Logsys GUI application



• Press the +5V button to turn the board on




• On the right side of the screen, select JTAG download:




Press the "Query JTAG chain" button



• Then press "Configure the Selected Device"



- Browse the bcd.bit file
- Press Open



• Try the inputs from 0 to 15 using the switches (4 on the right side). Is the output set correctly for inputs higher than 9?

- Try to modify the circuit on your own: the output on Id[0] should be 1, if the 8 bit input is an invalid BCD code.
- Help: sw[7:0] can be converted to a 2 digit hexadecimal number:
 - sw[3] sw[2] sw[1] sw[0]: ABCD
 - sw[7] sw[6] sw[5] sw[4]: EFGH
- So the error output is 1 if ABCD is greater than 9 OR EFGH is greater than 9

Fibonacci number detector

- Try to modify the circuit on your own to implement a Fibonacci number detector.
- You can find additional information on Fibonacci numbers here: https://www.mathsisfun.com/numbers/fibonacci-sequence.html
- Since the board has an 8-bit input, the following Fibonacci numbers can be detected: 0, 1, 1, 2, 3, 5, 8, 13, 21, 34, 55, 89, 144, 233
- Design a circuit that outputs 1 on Id[0] if the input on the switches is a Fibonacci number
- Help: implement a minterm for each Fibonacci number
- sw[0] represents 2⁰, sw[1] is 2¹, ..., and sw[7] represents 2⁷