Embedded and ambient systems 2024.10.09.

Practice 4 Application of serial port to implement communications via UART



Méréstechnika és Információs Rendszerek Tanszék

Budapest University of Technology and Economics Department of Measurement and Information Systems

© BME-MIT



Needed during practice

- 01_EFM32_User_guide_efm32gg-stk3700user_guide.pdf
- 02_EFM32_Schematic_EFM32GG-BRD2200A-A03schematic.pdf
- 03_EFM32_Reference_manual_EFM32GGreference_manual.pdf
- 04_EFM32_Datasheet_efm32gg990_datasheet.pdf
- Terminal program

Difference between ref. manual and datasheet/user guide:

-Reference manual contains general info of the whole IC family

-Datasheet/user guide contains specific info of a certain type of IC (from the IC family)







UART / USRT / USART

- UART or USRT or USART?
 - UART: Universal Asynchronous Receiver/Transmitter
 - Serial communication without application of CLK line
 - USRT: Universal Synchronous Receiver/Transmitter
 - Serial communication based on CLK signal
 - USART: Universal Synchronous Asynchronous Receiver/Transmitter
 - Since the operation is very similar (main difference is the CLK signal) sometimes both are discussed without distinction









UART properties

- No CLK signal, i.e., CLK line not needed->less wire
- 2 data lines: transmitter (Tx) and receiver (Rx) line
- Communication speed (=bit duration) has to be set -> defines the bit borders in the system
 - Reference oscillators at both the Tx and Rx sides has to be precise otherwise frequency difference will occur between Tx and Rx side and bit duration will change
 - If CLK existed it would define the bit borders (as done in USRT)







UART Communications

 Start of communications: edge change from H->L for 1 bit duration
 Stop or idle

START Bit

(High -> Low)

S

0

Bit border

- Start of frame bit (Start bit)
 Used for synchronization
- Data bits: from 4 up to 16 data bits
- Parity bit (P): optional
 - Used for error detection -> error is not corrected
 - Even parity: count of 1-bits is even -> P=0, otherwise P=1
 Odd parity: count of 1-bits is odd -> P=0, otherwise P=1
- End of communications: edge change from L -> H

© BME-MIT





Data Bit

UART Communications

End of communications: line is High for 1 or 1.5 or
 2 bit duration
 Start or idle



Full frame:



Refer to page 451 of 03_EFM32_Reference_manual_EFM32GG-reference_manual.pdf (Full USART: pp. 449-495)





UART connection

Checking the user-guide (for IC specific info) is a must -> see page 13. (of the old version)

7 Board Controller

The kit contains a board controller that is responsible for performing various board level tasks, such as handling the debugger and the Advanced Energy Monitor. An interface is provided between the EFM32 and the board controller in the form of a UART connection. The connection is enabled by setting the EFM BC EN (PF7) line high, and using the lines EFM BC TX (PE0) and EFM BC RX (PE1) for communicating.

Specific library functions has been provided in the kit Board Support Package that supports various requests to be made to the board controller, such as quering AEM voltage or current. To use these functions, the Board Support Package must be installed. See the Chapter 8 to find out more.

Note

The board controller is only available when USB power is connected.

Refer to page 13 of 01 06 EFM32 User guide efm32gg-stk3700-user guide older.pdf







Méréstechnika és Információs Rendszerek

UART connection

Also see page 14. (of the old version)

8 Board Support Package

The Board Support Package (BSP) is a set of C source and header files that enables easy access to, and control over some board specific features.

Compared to the Energy Micro development kit, the functionality is limited. Unless you need/want some of the functions contained in the BSP, there is really no need to include or use it. The EFM32 in the Starter Kit is fully usable without BSP support, and you can use all peripherals in the emlib without the BSP.

The BSP use EFM32 peripheral UART0, Location 1 (TX pin PE0, RX pin PE1) on baudrate 115200-8-N-1 to communicate with the board controller.

Note

The BSP is only functional when the Starter Kit is USB-powered, using these function calls with USB disconnected will give unpredictable results.

Refer to page 14 of 01_06_EFM32_User_guide_efm32gg-stk3700-user_guide_older.pdf







UART connection on uC

Checking the schematic





© BME-MIT



UART connection – Board Controller



Board Controller:

© BME-MIT



zerek 10.slide

UART connection – Board Controller

Board Controller:



UART connection – USB PHY











UART connection – Block diagram





© BME-MIT





Strating with a new project

File->New->Project->Silicon Labs MCU Project:

🛹 New Silicon Labs Pi	roject					×
Project setup					Ŧ	
Select the board, part	, and SDK for the p	oroject.			V	
Boards:						
Search						~
EFM32 Giant Gecko S	Starter Kit board (B	RD2200A Rev A03)	×			
Part:						
Search						×
EFM32GG990F1024						
SDK:						
Gecko SDK Suite: MC	CU 5.8.3.0, Micrium	OS Kernel 5.7.0 (v2	.6.3) (I:\Simplicity	_studio\	devel ~	/ (1)
				N	lanage S	DKs
?	< Back	Next >	Finish		Cance	I







Strating with a new project

File->New->Project->Silicon Labs MCU Project:

- 🗠 X	🗠 New Silicon Labs Project — 🗆 🗙
Project setup Select the board, part, and SDK for the project.	Project setup Select the type of project.
Boards: Search Part: Search EFM32 Giant Gecko Starter Kit board (BRD2200A Rev A03) × Part: Search EFM32GG990F1024 SDK: Gecko SDK Suite: MCU 5.8.3.0, Micrium OS Kernel 5.7.0 (v2.6.3) (I:\Simplicity_studio\devel v) () Manage SDKs	Project Type: Empty C Program - Create an empty C executable project. Empty C++ Program - Create an empty C++ executable project. Example - Create a working example for the part. Library - Create an empty static library project. Simplicity Configurator Program - Create a project whose contents are driven from Simplicity Configurator.
? < Back Next > Finish Cancel	Back Next > Finish Cancel







Strating with a new project

Give project name and location, and set Copy content:

🗢 New Silicon Labs Proje	ct					×
Project Configuration Select the project name a	nd location.				V	
Project name: UART_COM		idia\v4 workspace\	LIART COM		Bro	WSP
With project files: C Link to sources Link sdk and copy pro Copy contents	oject sources					
?	< Back	Next >	Finish]	Cancel	







Project created – start programming

- Main.c can be also renamed to UART COM.c
- Although an empty C project has been created a program skeleton is offered automaticly

ि Project Explorer 🛛		I UART_COM.c ⊠
> 🐸 STK3700_blink [(GNU ARM v7.2.1 - Debug] [EFM32GG990F1024 - (1 #include "em_device.h"
> 🐸 STK3700_button	[GNU ARM v7.2.1 - Debug] [EFM32GG990F1024	2 #include "em_chip.h"
VART_COM [GN	J ARM v7.2.1 - Debug] [EFM32GG990F1024 - Gec	3 Againt main (maid)
> 🔊 Includes		
> 🗁 CMSIS		6 /* Chip errata */
> 🗁 emlib		7 CHIP_Init();
🗸 🗁 src		8
> C UART_CON	1.c	9 /* Infinite loop */
		10 While (1) {
		12 }
		13
	© BME-MIT	Méréstechnika és Információs Rendszerek 17. Slide

© BME-MIT

CLK for GPIO peripheral (CMU system)

Every peripheral has and needs a CLK to operate



Refer to page 128 of 03_EFM32_Reference_manual_EFM32GG-reference_manual.pdf







Méréstechnika és Információs Rendszerek Tanszék

CLK for GPIO peripheral

- CLK for GPIO peripheral must be enabled
- Search the library where Simplicity Studio is installed

Contains include (inc: *.h) and source (src: *.c) files:
 i:\Simplicity_studio\developer\sdks\gecko_sdk_suite\v2.6\platform\emlib\

- Following files has to be drag-and-dropped into emlib library of the project (see next slide):
 - o em_cmu.c (clock management unit)
 - o em_gpio.c
 - o em_usart.c







CLK for GPIO peripheral

Furthermore they have to be included into the program:



Check how the CLK for GPIO can be enabled:

© BME-MIT



- In programming window click on em_device.h and press F3 -> em_device.h opens
- Defines for different processors from EFM32 family are found -> search for your own type (EFM32GG990F1024): <u>ART_COM.c</u> <u>Mem_device.h</u> [2]

```
t defined(EFM32GG942F1024)
    #include "efm32gg942f1024.h"
148
149
150
    #elif defined(EFM32GG942F512)
    #include "efm32gg942f512.h"
151
152
    #elif defined(EFM32GG980F1024)
153
    #include "efm32gg980f1024.h"
154
155
    #elif defined(EFM32GG980F512)
156
157
    #include "efm32gg980f512.h"
158
159
    #elif defined(EFM32GG990F1024)
    #include "efm32gg990f1024.h"
160
```







- Click on EFM32GG990F1024.h and press F3
- EFM32GG990F1024.h contains (among others)
 - IT number that belongs to a certain peripheral

69	/***** EFM32G Perip	heral In	terrupt	Numbers *********************
70	DMA_IRQn	= 0,	/*!< 0	EFM32 DMA Interrupt */
71	GPIO EVEN IRQn	= 1,	/*!< 1	EFM32 GPIO_EVEN Interrupt */
72	TIMER0_IRQn	= 2,	/*!< 2	EFM32 TIMER0 Interrupt */

• Memory addresses, e.g. base addresses

 359 #define CMU_BASE
 (0x400C8000UL) /**< CMU base address */</th>

 360 #define GPIO_BASE
 (0x40006000UL) /**< GPIO base address */</td>

- No need to check reference manual for e.g. base addresses
 - Refer to page 17 of

03_EFM32_Reference_manual_EFM32GG-reference_manual.pdf to see base addresses







Defines types that are pointers for the base address



Elements of structure is assigned to the memory registers via base-address pointer!



© BME-MIT



Méréstechnika és Információs Rendszerek Tanszék

In the header file:	In the RM see p.1	36 (03_EFM32_Reference_manua	I_EFM32	GG-reference_manual.pdf):
typedef struct {	0x000	CMU_CTRL	RW	CMU Control Register
IOM_uint32_t_CTRL;	0x004	CMU_HFCORECLKDIV	RW	High Frequency Core Clock Division Register
IOM uint32 t HFPERCLKDIV;	0x008	CMU_HFPERCLKDIV	RW	High Frequency Peripheral Clock Division Register
IOM uint32_t HFRCOCTRL;	0x00C	CMU_HFRCOCTRL	RW	HFRCO Control Register
IOM uint32_t LFRCOCTRL; IOM uint32 t AUXHFRCOCTRL;	0x010	CMU_LFRCOCTRL	RW	LFRCO Control Register
IOM uint32_t CALCTRL;	C 0x014	CMU_AUXHFRCOCTRL	RW	AUXHFRCO Control Register
IOM_uint32_t_CALCNT;	0x018	CMU_CALCTRL	RW	Calibration Control Register
IOM uint32 t CMD;	0x01C	CMU_CALCNT	RWH	Calibration Counter Register
IOM uint32_t LFCLKSEL;	0x020	CMU_OSCENCMD	W1	Oscillator Enable/Disable Command Register
IM uint32_t STATUS; IM uint32 t IF;	0x024	CMU_CMD	W1	Command Register
IOM uint32_t IFS;	0x028	CMU_LFCLKSEL	RW	Low Frequency Clock Select Register
IOM_uint32_t_IFC;	0x02C	CMU_STATUS	R	Status Register
IOM uint32_t HFCORECLKEN0;	@ 0x030	CMU_IF	R	Interrupt Flag Register
IOM uint32_t HFPERCLKEN0;	0x034	CMU_IFS	W1	Interrupt Flag Set Register
<pre>uint32_t RESERVED0[20]; IM uint32 t SYNCBUSY;</pre>	0x038	CMU_IFC	W1	Interrupt Flag Clear Register
IOM uint32_t FREEZE;	0x03C	CMU_IEN	RW	Interrupt Enable Register
IOM_uint32_t_LFACLKEN0;	0x040	CMU_HFCORECLKEN0	RW	High Frequency Core Clock Enable Register 0
IOM uint32_t LFBCLKEN0;	Ox044	CMU_HFPERCLKEN0	RW	High Frequency Peripheral Clock Enable Register 0
	0x050	CMU_SYNCBUSY	R	Synchronization Busy Register
IOM uint32 t LFAPRESCO;	0x054	CMU_FREEZE	RW	Freeze Register
uint32_t RESERVED3[1U];	0x058	CMU_LFACLKEN0	RW	Low Frequency A Clock Enable Register 0 (Async Reg)
IOM uint32_t LFBPRESCO; uint32_t RESERVED4[1U];	0x060	CMU_LFBCLKEN0	RW	Low Frequency B Clock Enable Register 0 (Async Reg)
IOM uint32_t PCNTCTRL;	0x068	CMU_LFAPRESC0	RW	Low Frequency A Prescaler Register 0 (Async Reg)
IOM_uint32_t_LCDCTRL;	0x070	CMU_LFBPRESC0	RW	Low Frequency B Prescaler Register 0 (Async Reg)
IOM uint32 t LOCK;	0x078	CMU_PCNTCTRL	RW	PCNT Control Register
} CMU_TypeDef;	0x07C	CMU_LCDCTRL	RW	LCD Control Register
/++++++++++++++++++++++++++++++++++++++	0x080	CMU_ROUTE	RW	I/O Routing Register
<	0x084	CMU_LOCK	RW	Configuration Lock Register
	© BME-I	MIT	Infor Tans	mációs Rendszerek 24.SIIUC zék

CLK for GPIO peripheral

Using the structure CMU

- CMU is a structure pointer: arrow is used ->
- OCMU-> (Ctrl+Space will complement)
 - Needed: HFPERCLKEN0 (Bit 13 is used for GPIO CLK)

11.5.18 CMU_HFPERCLKEN0 - High Frequency Peripheral Clock Enable Register 0 See ref.man. P150:

Offset															Bi	t Po	ositi	on														
0x044	31	30	29	28	27	26	25	24	23	22	2	20	19	18	17	16	15	4	<mark>1</mark> 3	12	5	10	6	8	2	9	5	4	e	2	-	0
Reset															0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Access															RW	RW	RW	RW	RV	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW
Name															DACO	ADC0	PRS	VCMP	GPIO	12C1	12C0	ACMP1	ACMP0	TIMER3	TIMER2	TIMER1	TIMERO	UART1	UARTO	USART2	USART1	USARTO

• A define is available for Bit 13 in efm32gg_cmu.h

919 #define CMU HFPERCLKEN0 GPIO





éréstechnika és ormációs Rendszerek nszék

(0x1UL << 13)



© BME-MIT

CLK for GPIO peripheral (CMU system)

Every peripheral has and needs a CLK to operate



Refer to page 128 of 03_EFM32_Reference_manual_EFM32GG-reference_manual.pdf

Code to be used:

O CMU->HFPERCLKENO |= CMU_HFPERCLKENO_GPIO;





Információs Rendszerek 26.slide

- Remember: PF7=1 has to be set
- More elegant approach if a function can be found for a problem -> Results in more readable code
 - Check functions under em_gpio.c in the project



- Open (double click on) GPIO_PinModeSet
 - o em_gpio.c opens at the function implementation
 - Remark: em_gpio.h also contains the definition of functions and even more, e.g. static functions available only in header files
 - Note: these functions are independent of the type of processor, since the processor dependent specialities are defined in efm32gg_xxx.h
 - Helps to develop portable code that is compatible with other processors (from the same processor family at least)
 - Hint: copy the function and paste it into code; make it one-line; comment the orig. and make a work copy





 Read the function description: placed above the function definition

```
* @brief
   Set the mode for a GPIO pin.
*
*
*
  @param[in] port
   The GPIO port to access.
*
*
  @param[in] pin
*
   The pin number in the port.
*
*
  @param[in] mode
*
   The desired pin mode.
*
*
*
  @param[in] out
   A value to set for the pin in the DOUT register. The DOUT setting is important for
*
   some input mode configurations to determine the pull-up/down direction.
*
void GPIO PinModeSet(GPIO Port TypeDef port,
                unsigned int pin,
                GPIO Mode TypeDef mode,
                unsigned int out)
```







Méréstechnika és Információs Rendszerek Tapszék

Function to be used: O GPIO_Port_TypeDef + F3

```
/** GPIO ports IDs. */
typedef enum {
#if ( GPIO PORT A PIN COUNT > 0)
  qpioPortA = 0,
#endif
#if ( GPIO PORT B PIN COUNT > 0)
  qpioPortB = 1,
#endif
#if ( GPIO PORT C PIN COUNT > 0)
  qpioPortC = 2,
#endif
#if ( GPIO PORT D PIN COUNT > 0)
  qpioPortD = 3,
#endif
#if ( GPIO PORT E PIN COUNT > 0)
  qpioPortE = 4,
#endif
#if ( GPIO PORT F PIN COUNT > 0)
  gpioPortF = 5,
fendii
} GPIO Port TypeDef;
```

void GPIO PinModeSet (GPIO Port TypeDef port, unsigned int pin, GPIO Mode TypeDef mode, unsigned int out);

> Use the names given in the enum type definition



© BME-MIT



Információs Rendszerek



- Function to be used:

 - pin port number, now it is 7
 - No specific name is given

o GPIO_Mode_TypeDef + F3

typedef enum { /** Input disabled. Pull-up if DOUT is set. */ *qpioModeDisabled* = GPIO P MODEL MODE0 DISABLED, /** Input enabled. Filter if DOUT is set. */ *qpioModeInput* = GPIO P MODEL MODEO INPUT, /** Input enabled. DOUT determines pull direction. */ gpioModeInputPull = GPIO P MODEL MODEO INPUTPULL, /** Input enabled with filter. DOUT determines pull direction. */ *qpioModeInputPullFilter* = GPIO P MODEL MODE0 INPUTPULLFILTER, /** Push-pull output */ gpioModePushPull -= GPIO P MODEL MODE0 PUSHPULL, Use the names given in ○ out – initial value of pin, use 1 the enum type definition





Setting the UART (CLK)

- CLK is needed again!
 - Already used approach is also possible: setting CMU register
 - Better way is using a function for that purpose
 - Check em_cmu.c in the project by unfolding it:
 - Find CMU_ClockEnable among functions
 - Copy the function and paste it into the code:

CMU_ClockEnable(CMU_Clock_TypeDef clock, bool enable);

- enable it should be true obviously
- CMU_Clock_TypeDef + F3
 - » cmuClock_UARTO should be used

© BME-MIT

Code to be used:

CMU_ClockEnable(cmuClock_UART0, true);





Project Explorer 🖾

🗸 🖻 em_cmu.c

🗸 🗁 emlib



stechnika és nációs Rendszerek rék

Setting the UART (Tx and Rx)

- Remember: port settings for communications
 - O PEO = Tx -> PEO is output
 - O PE1 = Rx -> PE1 is input
- Use the function GPIO_PinModeSet again
 - o GPIO_PinModeSet(gpioPortF,7,gpioModePushPull,1);
 - Used for setting PF7 into 1 to enable the UART comm.
 - o GPIO_PinModeSet(gpioPortE,0,gpioModePushPull,1);
 - See changes in red for setting Tx line (PEO is now output)
 - o GPIO_PinModeSet(gpioPortE,1,gpioModeInput,1);
 - See changes in red for setting Rx line (PE1 is now input)

Delete back until *gpioMode*, then push F3

This boolean is don't care now







- Check em_usart.c in project explorer
 - Find USART_InitAsync and double click
 - em_usart.c opens at the function implement.
 - Read description of the function
 - Copy the function and paste it into the code
 - USART_InitAsync(USART_TypeDef *usart, const USART_InitAsync_TypeDef *init)

USART_InitAsync()

- USART_TypeDef + F3 : it is a structure again defined in efm32gg_usart.h
 - Remember that a pointer is used here!
 - check out for its define in efm32gg990F1024.h







Define of USART_TypeDef in efm32gg990F1024.h

398	#define USAR1	0 ((USART_TypeDef *) USARTO_BASE)	/**< USART0 base pointer */
399	#define USART	<pre>1 ((USART_TypeDef *</pre>) USART1_BASE)	/**< USART1 base pointer */
400	#define USART	2 ((USART_TypeDef *) USART2_BASE)	/**< USART2 base pointer */
401	#define UART(((USART TypeDef *) UARTO BASE)	/**< UART0 base pointer */
402	#define UART1	((USART TypeDef *) UART1 BASE)	/**< UART1 base pointer */

- More than only one USART is available: USARTO is our choice (& is not needed since it is a pointer: see later)
- OUSART_InitAsync_TypeDef + F3
 - Important parameters for the USART
 - Unfortunately this structure is not existing, therefore it has to be implemented
 - implementation is advised before the main function in the .c main file as a global variable. In this case its initial value becomes zero (while when implementation is done inside the main function it fills up the structure with memory garbage)
 - USART_InitAsync_TypeDef UARTO_init; ^{1t can be any name}
 - Not UARTO_init is used but a memory address: &UARTO_init





chnika és ciós Rendszerek

- Function to be used in the code: USART_InitAsync(UARTO, &UARTO_init);
- UARTO_init structure has to be uploaded with values
 - USART_InitAsync_TypeDef + F3 again -> em_usart.h
 - » Stay above the writing and options pop-up









- Same way all the other properties has to be filled up
- Initialization has to be done before using it

```
//CMU ClockEnable(CMU Clock TypeDef clock, bool enable);
CMU ClockEnable(cmuClock UART0, true);
UARTO init.enable = usartEnable:
UARTO init.refFreq = 0;
UARTO init.baudrate = 115200;
UART0 init.oversampling = usartOVS16;
UARTO init.databits = usartDatabits8;
UARTO init.parity = usartNoParity;
UART0 init.stopbits = usartStopbits1;
UARTO init.mvdis = false;
UART0 init.prsRxEnable = false;
UARTO init.autoCsEnable = false;
//USART InitAsync(USART TypeDef *usart, const USART InitAsync TypeDef *init)
USART InitAsync (UARTO, &UARTO init);
```

- Note: every name has to checked!
 - -> e.g. usartDatabits8 is not equal value 8 but value 5







• Oversampling: see ref.man. page 458:

For oversampling modes 16, 8 and 6, every bit in the incoming frame is sampled three times to gain a level of noise immunity. These samples are aimed at the middle of the bit-periods, as visualized in Figure 17.5 (p. 458). With OVS=0 in USARTn_CTRL, the start and data bits are thus sampled at locations 8, 9 and 10 in the figure, locations 4, 5 and 6 for OVS=1 and locations 3, 4, and 5 for OVS=2. The value of a sampled bit is determined by majority vote. If two or more of the three bit-samples are high, the resulting bit value is high. If the majority is low, the resulting bit value is low.

Majority vote is used for all oversampling modes except 4x oversampling. In this mode, a single sample is taken at position 3 as shown in Figure 17.5 (p. 458).

Majority vote can be disabled by setting MVDIS in USARTn_CTRL.

If the value of the start bit is found to be high, the reception of the frame is aborted, filtering out false start bits possibly generated by noise on the input.





Méréstechnika és Információs Rendszerek Tanszék

The faster way

Look for the USART_InitAsync_TypeDef structure (F3) and scroll down in em_usart.h to find it

#define USART_INITASYNC_DEFAULT

usartEnable,	/* Enable RX/TX when initialization is complete. */
Ο,	/* Use current configured reference clock for configuring baud rate. */
115200,	/* 115200 bits/s. */
usartOVS16,	/* 16x oversampling. */
usartDatabits8,	/* 8 data bits. */
usartNoParity,	/* No parity. */
usartStopbits1,	/* 1 stop bit. */
false,	/* Do not disable majority vote. */
false,	/* Not USART PRS input mode. */
Ο,	/* PRS channel 0. */
false,	/* Auto CS functionality enable/disable switch */
}	

- It is a predefined default structure
- Before the main function it can be used for initialization: USART_InitAsync_TypeDef UARTO_init = USART_INITASYNC_DEFAULT;





Interesting difficulty with PEO and PE1 pins Check datasheet on page 65.

Alternate			LOC	ATION				
Functionality	0	1	2	3	4	5	6	Description
U0_RX	PF7	PE1	PA4					UART0 Receive input.
U0_TX	PF6	PE0	PA3					UART0 Transmit output. Also used as receive input in half duplex communication.

- U0_RX and U0_TX default locations are PF7 and PF6, respectively, that has to be changed since the circuit (i.e. the board) has been designed for UART communication at Location 1
 - Datasheet is valid for the IC not for the board but a freedom is given this way for the board designer
- Location 1 has to be set for correct operation









Check reference manual at page 492

17.5.22 USARTn_ROUTE - I/O Routing Register

	,																															
Offset															Bi	t Po	siti	on					_	_								
0x054	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	11	10	6	8	~	9	5	4	e	2	-	0
Reset																							0x0						0	0	0	0
Access																							RW						RW	RW	RW	RW
Name																							LOCATION						CLKPEN	CSPEN	TXPEN	RXPEN
Bit	Na	me						Re	set			A		ess		De	scri	iptio	on													
31:11	Re	serve	ed					То	ensi	ire c	omp	atib	ility	with	n futu	ire de	evice	es, a	lwaj	ys n	vrite l	bits i	to 0.	Mor	e inf	orm	natio	n in l	Secti	on 2	.1 (p	. 3)
10:8	LO	CAT	ION					0x0)			R	W			I/O	Loc	atio	n													
	Dee	cides	s the	loca	ation	of t	the l	JSA	RT I	/O pi	ns.																					
	Va	lue			M	lode								0	Descr	iptior	1															
_	0				L	000)							L	ocati	on 0																
	1				L	OC1								L	ocati	on 1																
_	2					OC2	2							L	ocati	on 2																
	3					OC3	3							L	ocati	on 3																
	4				L	OC4	+							L	ocati	on 4																
	5					OC5)							L	ocati	on 5																







Méréstechnika és Információs Rendszerek Tanszék

Check reference manual at page 492

17.5.22 USARTn_ROUTE - I/O Routing Register

														Bi	t Po	ositi	on																
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	5	10	6	80	~	-	9	2	4	e	2	-	0	
																						0x0							0	0	0	0	
																						Μ							RW	RW	ΝŇ	RV	
																						LOCATION							CLKPEN	CSPEN	TXPEN	RXPEN	
Na	me						Re	set			A	١cc	ess	;	De	escr	ipti	on															
TXF	PEN 0 RW													TX Pin Enable																			
Wh	en s	et, th	ne Tž	X/M	osi	pin	of th	e U	SAR	T is	enal	blec	t																				
Val	ue					D)escr	iption																									
0						Т	ĥe U	(S)n_	TX (MOS	SI) pir	n is (disal	oled																			
1						Т	ĥe U	(S)n_	_TX (MOS	SI) pir	n is (enab	led																			
RXPEN 0 RW										RX Pin Enable																							
When set, the RX/MISO pin of the USART is enabled.																																	
Value Description																																	
0						Т	ĥe U	(S)n_	RX	MIS	C) pi	n is	disa	bled																			
1						Т	ĥe U	(S)n_	RX	MIS	D) pi	n is	enat	led																			
	™ Na TXF Wh Val 0 1 RXI Val 0 1	™ % ™ % Name TXPEN When s Value 0 1 Value 0 1	M M M M Name I TXPEN When set, th Value 0 1 I Value 0 1 I	E R R R Name I I I I Value 0 1 I I Value 0 1 I I Value 0 1 I I	Mame Name TXPEN When set, the TX/Me Value 0 1	Image: boot state Image: boot state	Image: boot state Image: boot state	Image: boot of the set, the RX/MISO pin of the U Value Description 0 The U 1 The U	Image: boot with the set, the RX/MISO pin of the U(S)n_ RXPEN O Value Description 0 The U(S)n_ 1 The U(S)n_	Image: boot with the set, the RX/MISO pin of the USAR Value Description 0 The U(S)n_TX (D) 1 The U(S)n_TX (D) 1 The U(S)n_TX (D) 0 The U(S)n_TX (D)	Image: boot with the set, the RX/MISO pin of the USART is Reset Value Description 0 0 The U(S)n_TX (MOS) 1 The U(S)n_TX (MOS) 0 The U(S)n_TX (MOS) 0 The U(S)n_TX (MOS) 0 The U(S)n_TX (MOS) 0 The U(S)n_TX (MOS) 1 The U(S)n_TX (MOS) 0 The U(S)n_TX (MOS)	Image: bit is an antipartitie in the isotropy isotrop	Image: boot with the set, the RX/MISO pin of the USART is enabled Reset Acc Value Description The U(S)n_TX (MOSI) pin is The U(S)n_TX (MOSI) pin is 1 The U(S)n_TX (MOSI) pin is The U(S)n_TX (MOSI) pin is The U(S)n_TX (MOSI) pin is 0 The U(S)n_TX (MOSI) pin is The U(S)n_TX (MOSI) pin is The U(S)n_TX (MOSI) pin is 1 The U(S)n_TX (MOSI) pin is The U(S)n_TX (MOSI) pin is The U(S)n_TX (MOSI) pin is	Image: Serie Seri	Image: Name Reset Access TXPEN 0 RW When set, the TX/MOSI pin of the USART is enabled RW Value Description 0 The U(S)n_TX (MOSI) pin is disabled 1 The U(S)n_TX (MOSI) pin is disabled 1 The U(S)n_RX (MISO) pin is disabled 1 The U(S)n_RX (MISO) pin is disabled.	Image: Name Reset Access Description 0 TXPEN 0 RW TX Value Description 0 RW TX 0 The U(S)n_TX (MOSI) pin is disabled 1 The U(S)n_TX (MOSI) pin is enabled RXPEN 0 RW RX Value Description RW RX 0 The U(S)n_TX (MOSI) pin is disabled 1 1 The U(S)n_TX (MOSI) pin is enabled. RX Value Description RW RX 0 The U(S)n_TX (MOSI) pin is enabled. The U(S)n_TX (MOSI) pin is enabled. Value Description The U(S)n_RX (MISO) pin is disabled. 1 The U(S)n_RX (MISO) pin is disabled. The U(S)n_RX (MISO) pin is enabled.	Bit Positi E B <t< th=""><th>Image: Name Reset Access Description TXPEN 0 RW TX Pin Ena When set, the TX/MOSI pin of the USART is enabled Value Description 0 The U(S)n_TX (MOSI) pin is disabled The U(S)n_TX (MOSI) pin is disabled 1 The U(S)n_RX (MISO) pin is disabled The U(S)n_RX (MISO) pin is enabled</th><th>Image: Name Reset Access Description Name Reset Access Description TXPEN 0 RW TX Pin Enable When set, the TX/MOSI pin of the USART is enabled The U(S)n_TX (MOSI) pin is disabled The U(S)n_TX (MOSI) pin is enabled RXPEN 0 RW RX Pin Enable Value Description RXPEN 0 RW RX Pin Enabled RXPEN 0 RW The U(S)n_RX (MISO) pin is disabled. The U(S)n_RX (MISO) pin is disabled. 1 The U(S)n_RX (MISO) pin is disabled. The U(S)n_RX (MISO) pin is enabled.</th><th>Image: Name Reset Access Description TXPEN 0 RW TX Pin Enable When set, the TX/MOSI pin of the USART is enabled Value Description 0 TX PEN 0 RW TX Pin Enable When set, the TX/MOSI pin of the USART is enabled RW TX Pin Enable Value Description RW RX Pin Enable RXPEN 0 RW RX Pin Enable When set, the RX/MISO pin of the USART is enabled. RXPEN 0 RW RXPEN 0 RW RX Pin Enable When set, the RX/MISO pin of the USART is enabled. Imable Imable RXPEN 0 RW RX Pin Enable Image: Transmitter of the USART is enabled. Imable Imable Image: Transmitter of the USART is enabled. Imable Imable Image: Transmitter of the USART is enabled. Imable Imable Image: Transmitter of the USART is enabled. Image: Transmitter of the USART is enabled. Image: Transmitter of the USART is enabled. Image: Transmitter of the USART is enabled. Image: Transmitter of the USART is enabled. Image: Transmitter of the USART is</th><th>Bit Position E 8</th><th>Bit Position Bit Post Bit Post</th><th>Bit Position E B</th><th>Bit Position Image: Second sec</th><th>Bit Position E B</th><th>Bit Position E B</th><th>Bit Position 5 8 9 1</th><th>Bit Position 5 8 9</th><th>Bit Position 5 8 9 9 1 1 9 0 N 10 1 Value 0 R RW TX Pin Enable Velocity 9 9 10</th><th>Bit Position 5 8 9</th><th>Bit Position Image: Solution Image: Solution <th ima<="" th=""><th>Bit Position Image: Solution Ima</th></th></th></t<>	Image: Name Reset Access Description TXPEN 0 RW TX Pin Ena When set, the TX/MOSI pin of the USART is enabled Value Description 0 The U(S)n_TX (MOSI) pin is disabled The U(S)n_TX (MOSI) pin is disabled 1 The U(S)n_RX (MISO) pin is disabled The U(S)n_RX (MISO) pin is enabled	Image: Name Reset Access Description Name Reset Access Description TXPEN 0 RW TX Pin Enable When set, the TX/MOSI pin of the USART is enabled The U(S)n_TX (MOSI) pin is disabled The U(S)n_TX (MOSI) pin is enabled RXPEN 0 RW RX Pin Enable Value Description RXPEN 0 RW RX Pin Enabled RXPEN 0 RW The U(S)n_RX (MISO) pin is disabled. The U(S)n_RX (MISO) pin is disabled. 1 The U(S)n_RX (MISO) pin is disabled. The U(S)n_RX (MISO) pin is enabled.	Image: Name Reset Access Description TXPEN 0 RW TX Pin Enable When set, the TX/MOSI pin of the USART is enabled Value Description 0 TX PEN 0 RW TX Pin Enable When set, the TX/MOSI pin of the USART is enabled RW TX Pin Enable Value Description RW RX Pin Enable RXPEN 0 RW RX Pin Enable When set, the RX/MISO pin of the USART is enabled. RXPEN 0 RW RXPEN 0 RW RX Pin Enable When set, the RX/MISO pin of the USART is enabled. Imable Imable RXPEN 0 RW RX Pin Enable Image: Transmitter of the USART is enabled. Imable Imable Image: Transmitter of the USART is enabled. Imable Imable Image: Transmitter of the USART is enabled. Imable Imable Image: Transmitter of the USART is enabled. Image: Transmitter of the USART is enabled. Image: Transmitter of the USART is enabled. Image: Transmitter of the USART is enabled. Image: Transmitter of the USART is enabled. Image: Transmitter of the USART is	Bit Position E 8	Bit Position Bit Post Bit Post	Bit Position E B	Bit Position Image: Second sec	Bit Position E B	Bit Position E B	Bit Position 5 8 9 1	Bit Position 5 8 9	Bit Position 5 8 9 9 1 1 9 0 N 10 1 Value 0 R RW TX Pin Enable Velocity 9 9 10	Bit Position 5 8 9	Bit Position Image: Solution Image: Solution <th ima<="" th=""><th>Bit Position Image: Solution Ima</th></th>	<th>Bit Position Image: Solution Ima</th>	Bit Position Image: Solution Ima









- Setting the I/O Routing register (i) for LOC1 (PE0 and PE1 pins for UART communication) and enabling these lines for transmission and reception of serial data
 - O UART0->ROUTE |= (1) << 8;</pre>
 - Although correct but not too informative
 - A definition can be used for this purpose in efm32gg_usart.h (search for 'LOC1')
 - #define USART_ROUTE_LOCATION_LOC1
 (_USART_ROUTE_LOCATION_LOC1 << 8)

o UART0->ROUTE |= USART_ROUTE_LOCATION_LOC1;









- Enabling RX and TX via RXPEN and TXPEN bits respectively
 - A definition can be used for this purpose in efm32gg_usart.h (search for 'RXPEN' and 'TXPEN')
 - UARTO->ROUTE |=(USART_ROUTE_RXPEN | USART_ROUTE_TXPEN);
- Everything is ready for sending data via UART







stechnika és nációs Rendszerek ák



- In Project Explorer window under emlib -> em_usart.c you can find
 - USART_Tx (USART_TypeDef *usart, uint8_t data)
- Code to be inserted:
 - O USART_Tx (UART0 , '+') ;
 - We send '+' signal via UARTO
 - Good idea to check the compilation
- Where is the UART (COMx)?
 - Check in Windows Device Manager

	ြာ Project Explorer 🛛 📄 🔄 🏹 🖓	
	^S prsRxInput(USART_TypeDef*, L	^
	prsTriggerInput(USART_TypeD	
	 USART_BaudrateAsyncSet(USA 	
2	 USART_BaudrateCalc(uint32_t, 	
a	 USART_BaudrateGet(USART_T) 	
	 USART_BaudrateSyncSet(USAF 	
	 USART_Enable(USART_TypeDe 	
	 USART_InitAsync(USART_TypeI 	
	 USART_InitI2s(USART_TypeDef 	
	 USART_InitPrsTrigger(USART_T 	
	USART_InitSync(USART_TypeD)	
	 USART_Reset(USART_TypeDefⁱ 	
	 USART_Rx(USART_TypeDef*) : 	
	USART_RxDouble(USART_Type	
	 USART_RxDoubleExt(USART_T) 	
	USART_RxExt(USART_TypeDef [*])	
	 USART_SpiTransfer(USART_Typ 	
	USART_Tx(USART_TypeDef*, ui	
~	USART_TxDouble(USART_Type	
I	 USART_TxDoubleExt(USART_T) 	
	USART TxExt(USART TypeDef*	~

iós Rendszerek





Check UART (COM port number and its settings) in Device Manager in Windows (now it is COM4)

🛃 Device Manager	×
File Action View Help	
> 👰 Cameras	^
> 💻 Computer	
> 🕳 Disk drives	
> 🙀 Display adapters	- 10
> 🔐 DVD/CD-ROM drives	
> 📓 Firmware	
> 🛺 Human Interface Devices	
> 📷 IDE ATA/ATAPI controllers	
> 🔤 Keyboards	
> 🥅 Memory technology devices	
> 📗 Mice and other pointing devices	
> 🛄 Monitors	
> 🚽 Network adapters	
> Portable Devices	
V 📮 Ports (COM & LPT)	
JLink CDC UART Port (COM4)	
> 🖂 Print queues	~







stechnika és nációs Rendszerek

A PC-based terminal program is needed to get access to COM4 port: an option is putty.exe









- The terminal is now open
- Compile and download the code to check operation
 - Has the '+' sign appeared in the terminal window?

Putty COM4 - Putty		×
+		^
		\sim







éstechnika és rmációs Rendszerek szék



- This status is the starting point to develop an UART communication-based application
 - E.g. write in the terminal window the character sent via the keyboard (= read a character from UARTO and send this character to UARTO)
 - This function has to be added into the program (in the while loop)
 - USART Tx (UARTO, USART Rx (UARTO));

• Problem: character is received in a blocking way:

- We are always in the loop waiting for data and no other operation can be done
- Better if the arrival of new data can be indicated not to stack in the while loop forever (non-blocking solution)







Appendix:program code(a working version)

```
1 #include "em device.h"
 2 #include "em cmu.h"
 3 #include "em gpio.h"
 4 #include "em usart.h"
 5 #include "em chip.h"
 6
 7 USART InitAsync TypeDef UARTO init=USART INITASYNC DEFAULT;
 8
 90 int main(void)
10 {
     /* Chip errata */
11
     CHIP Init();
12
13
14
     CMU->HFPERCLKEN0 |= CMU HFPERCLKEN0 GPIO;
15
16 //CMU ClockEnable(CMU Clock TypeDef clock, bool enable)
17
     CMU ClockEnable(cmuClock UART0, true);
18
19
20 //GPIO PinModeSet(GPIO Port TypeDef port, unsigned int pin, GPIO Mode TypeDef mode, unsigned int out)
     GPIO PinModeSet(gpioPortF,7,gpioModePushPull,1); //EN
21
     GPIO PinModeSet(gpioPortE, 0, gpioModePushPull, 1); //Tx
22
     GPIO PinModeSet(qpioPortE, 1, qpioModeInput, 1); //Rx
23
24
25
    USART InitAsync (UART0, &UART0 init);
26
27
     UART0->ROUTE |= (1) << 8;
28
     UART0->ROUTE |= (USART ROUTE RXPEN | USART ROUTE TXPEN);
29
30
     //USART Tx(USART TypeDef *usart, uint8 t data)
     USART Tx (UARTO, '+');
31
32
33
     /* Infinite loop */
34
     while (1) {
35
         USART_Tx(UART0, USART_Rx(UART0));
36
     }
37 }
```



© BME-MIT



Méréstechnika és Információs Rendszerek Tanszék