# Digital design laboratory 5

• Launch the ISE Design Suite



• Create new project: File -> New Project...



- Name: DigLab5
- Location: D drive!
   D:\DigLab5
- Working directory: The same as Location
- Click Next

New Project Wizard			×
Create New Project Specify project loc	ation and type.		
Enter a name, locatio	ons, and comment for the project		]
N <u>a</u> me:	DigLab5		
Location:	D:\DigLab5	<u></u>	
Working Directory:	D:\DigLab5	2.1	
Description:			
-Select the type of to Top-level source typ	p-level source for the project		
More Info		Next > Cancel	

- Check the following: Board
   Device
   Package
   Speed
- If OK, Click Next

#### New Project Wizard

#### Project Settings

Specify device and project properties.

Property Name	Value
Evaluation Development Board	None Specified
Product Category	All
Family	Spartan3E
Device	XC35250E
Package	TQ144
Speed	-4
Top-Level Source Type	HDL
Synthesis Tool	XST (VHDL/Verilog)
Simulator	ISim (VHDL/Verilog)
Preferred Language	Verilog
Property Specification in Project File	Store all values
Manual Compile Order	
VHDL Source Analysis Standard	VHDL-93
Enable Message Filtering	

X

>New Project Wizard

#### Click Finish

Project Summary Project Navigator will create a new project with the following specifications.	
Project: Project Name: DigLab5 Project Path: C:\Documents and Settings\Administrator\Desktop\DigLab5 Working Directory: C:\Documents and Settings\Administrator\Desktop\Di Description: Top Level Source Type: HDL	5 ig
Device: Device Family: Spartan3E Device: xc3s250e Package: tq144 Speed: -4	
Top-Level Source Type: HDL Synthesis Tool: XST (VHDL/Verilog) Simulator: ISim (VHDL/Verilog) Preferred Language: Verilog Property Specification in Project File: Store all values Manual Compile Order: false VHDL Source Analysis Standard: VHDL-93	
Message Filtering: disabled	•
More Info < Back Einish Cancel	

×

- In the top left corner, right click on the project (DigLab5)
- Select New Source...

<u>&gt;</u> 19	5E Pro	ject N	avigato	r (P.68d)	- C:\Do	ocument	ts and Sel	ttings\/	Admin	istrator\
File	Edit	View	Project	Source	Process	5 Tools	Window	Layout	Help	
	) 🦻			1% D	D :	× 5	(a) »	₽	P	9 B /
Desig	IN				•	→□₽∶	×			
<b>T</b>	View:	• 🔯	] Impleme	entation 🔘	i 🔝 Si	mulation				
6	Hiera	rchy				-				
		Digl	.ab6 s250e-4t(	<b>144</b>	1	New So	urce			
			E	mpty Vie	" 🗐	Add Sou	irce			
		ты	е ујем си	rrently con	taii 🚹	Add Cop	by of Sourc	e		
			files. You can add files to project using the toolbar.	to ar	Manual	Compile Or	der			
		cor ani	nmands fi d by using	rom the Pro g the Desigi	oje 🕨	Impleme	ent Top Mod	dule		
		Lib	raries par	nels.		File/Path	n Display		+	
		Us	e:			Expand	All			
			• Nev new	v Source: Ti v source file	ос »	Collapse	All			
			• Add exis	l Source: To ting file to	b a 🖄 the	Find		Ctrl	+F	
			• Add	- I Copy of S	oui 🖾	Design F	Properties.			
			cop <sup>.</sup> proj	y an existin ject directo	ng file to ry and a	o the add it	-			
$\geqslant$	62	No Pro	cesses Ru	Inning						

- Select Verilog Module
- Name: Topmodule
- Do NOT modify the Location!
- Click Next

>New Source Wizard	×
<b>Select Source Type</b> Select source type, file name and its location.	
<ul> <li>IP (CORE Generator &amp; Architecture Wizard)</li> <li>Schematic</li> <li>User Document</li> <li>Verilog Module</li> <li>VHDL Module</li> <li>VHDL Library</li> <li>VHDL Package</li> <li>VHDL Test Bench</li> <li>Embedded Processor</li> </ul>	Eile name: Topmodule Logation: Jments and Settings\Administrator\Desktop\DigLab5
More Info	Next > Cancel

- Add the following ports:
- rst, clk, bt, ld
- rst, clk and bt are inputs
- Id is an output
- bt and ld are buses!
- Click Next

New Source Wizard					×
<b>Define Module</b> Specify ports for module.					
Module name Topmodule					
Port Name	Direction	Bus	MSB	LSB	
clk	input 💌				
rst	input 💌				
bt	input 💌		3	0	
ld	output 💌		7	0	
	input 💌				
	input 💌				
	input 💌				
	input 💌				
	input 💌				
	input 💌				
	input 💌				
	input 💌				┍
More Info	<	<u>B</u> ack	<u>N</u> ext >	Cance	

#### • Click Finish

#### New Source Wizard

#### Summary

Project Navigator will create a new skeleton source with the following specifications.

Add to Project: Yes	Add to Project: Yes								
Source Directory: C:\Documents and Settings\Administrator\Desktop\DigLab5									
Source Type: Verilog Module									
Source Name: Topmodule.v									
Module name: Topmodule									
or Dennicions:	Pip		ioput						
rst	Pin		input						
bt	Bus:	3:0	input						
ld	Bus:	7:0	output						
,									
11			10-1						
			<u> </u>						

X

• You should see this:

FISE Project Navigator (P.68d) - C:\Documents and Settings\Administrator\Desktop\DigLab5\DigLab5.xise - [Topmodule.v]							
Eile Edit <u>V</u> iew Project <u>S</u> ource <u>P</u> rocess <u>T</u> ools <u>Wi</u> ndow La <u>v</u> out <u>H</u> elp							
००  🗶 🗇 🖓 📙 🕼 🔚 🗧 🖕	<u>] ⊘ ⊟ ∄   &amp; b b X   ∽ d   ∞ ] ≁ ⊅ ⊗ ⊗ ≯ ⊇   ⊼ ] = = = □ □ ] ≁ № ] ⊳ Σ ⊀ ] 0 d X b b X   ∞   ∞</u>						
Design ↔ □ ♂ × View: • ∯ Implementation •  Simulation Hierarchy ∴ © DigLab5 ∴ c3s250e-4tq144 ↓ · ♥ ■ Topmodule (Topmodule.v)	<pre>in timescale ins / lps 2 ////////////////////////////////////</pre>						
Image: Second system       Image: Second system         Image: Second	21 module lopmodule( 22 input clk, 23 input rst, 24 input [3:0] bt, 25 output [7:0] ld 26 ); 27 28 29 endmodule 30						

## Task 1 - Design

- We are going to implement the 1 cycle low, 3 cycles high system first
- The state diagram was the following:



#### Task 1 - Design

• After encoding the states, the graph was the following:



#### Task 1 - Design

#### • State table, Boolean equations and the circuit:

	Inputs			(	Dutput	ts
	s1	s0	b	Х	n1	n0
Off	0	0	0	0	0	0
	0	0	1	0	0	1
On1	0	1	0	1	1	0
	0	1	1	1	1	0
On2	1	0	0	1	1	1
	1	0	1	1	1	1
On3	1	1	0	1	0	0
	1	1	1	1	0	0

x = s1 + s0 n1 = s1's0 + s1s0'n0 = s1's0'b + s1s0'



• Add another module to the project following the previous steps. Name: Task1

>New Source Wizard	×
<b>Select Source Type</b> Select source type, file name and its location.	
<ul> <li>BMM File</li> <li>ChipScope Definition and Connection File</li> <li>Implementation Constraints File</li> <li>IP (CORE Generator &amp; Architecture Wizard)</li> <li>MEM File</li> <li>Schematic</li> <li>User Document</li> <li>Verilog Module</li> <li>Verilog Test Fixture</li> <li>VHDL Module</li> <li>VHDL Library</li> <li>VHDL Package</li> <li>VHDL Test Bench</li> <li>Embedded Processor</li> </ul>	Eile name: Task1 Logation: uments and Settings\Administrator\Desktop\DigLab5
More Info	Next > Cancel

• Add the following inputs and output, then click Next:

New Source Wizard						×
Specify ports for module.						
Module name Task1						
Port Name	Direction		Bus	MSB	LSB	
b	input	•				
clk	input	•				
rst	input	•				
x	output	•				
	input	•				
	input	•				
	input	•				
	input	•				
	input	•				
	input	•				
	input	•				
	input	•				
,	r					
More Info		< <u>B</u> ä	ack	<u>N</u> ext >	Cano	el

#### • Click Finish

>New Sourc	e Wizard			×
Summary Project	, t Navigator wi	ll create a new skelet	on source with the following specifications.	
Add to Proje Source Direc Source Type Source Nam Module nam Port Definiti	ect: Yes ctory: C:\Docu e: Verilog Modu e: Task1.v e: Task1 ons:	uments and Settings\/ ule	Administrator\Desktop\DigLab5	
	b clk rst x	Pin Pin Pin	input input input output	
<u>M</u> ore Info			< <u>B</u> ack <u>E</u> inish	Cancel

• You should see this:

<b>TSC Project Navigator (P.660) - C:</b> \Documents a	nu se	congs (Ad	ministrator (Desktop (Digcaps (Digcaps, xise - [Task1.4]					
📄 Eile Edit View Project Source Process Tools	<u>W</u> indo	ow La <u>y</u> out	: <u>H</u> elp					
う 24 X 白 3 X 🗟 🕼 🗧 🕤 🗌	🗋 🎓 🗟 🕼 🖧 🛯 🍐 🗠 🗠 😕 🖉 🖉 🖉 🖉 🖉 🖉 🖉 🔚 🗖 🗁 🖉 🎤 🚺 🕨 🖾 🗡 🚺 🕨 🖾 🛠 🗍							
Design ↔ □ ₽ ×		1	`timescale 1ns / 1ps					
📑 View: 💿 🔯 Implementation 🔿 🎆 Simulation		2 /	///////////////////////////////////////					
		3 /	// Company:					
	Ξ	4	// Engineer:					
	<b>12</b>	5 (						
	-	6 4	// Create Date: 13:58:08 10/03/2018					
	=	7 /	// Design Name: // Medule News. Trail					
	<u> </u>	8 4	// Module Name: Taski // Droject Norro:					
		10	// Target Devices:					
E23		11	// Tool versions:					
	20	12	// Description:					
-	26	13	· · · · · · · · · · · · · · · · · · ·					
Ψ.	76	14	// Dependencies:					
		15	//					
	$\Theta$	16	// Revision:					
	$\odot$	17 /	// Revision 0.01 - File Created					
		18	// Additional Comments:					
		19	//					
		20 4						
		21	input b					
No Processes Running		22	input clk					
IN No single design module is selected		23	input rst.					
T4 Design Ukilities		2.5	output x					
E Besign Oclines		26	);					
		27						
×4		28						
		29	endmodule					
		30						

- We start the implementation with the state register. The reset signal will be added to the implementation: after reset, we force the circuit to go into the Off (encoded 00) state.
- State register implementation:
- state and next\_state are 2 bit registers
- State is the same as s1s0
- Next state is the same as n1n0

```
reg [1:0] state;
wire [1:0] next_state;
```

```
always @ (posedge clk)
if (rst) state <= 2'b00;
else state <= next state;</pre>
```

If the reset input is high at the rising

 edge of the clock, we go to the Off (00) state. Else we go into the next state.

28

29

30

31

32

33

34

35

36

37 38

39

- Next we implement the combinational logic . The combinational logic provides the output signal and the bits of next\_state.
- Add the highlighted lines:
- Remember!

```
Verilog operators:
AND: &
OR: |
NOT: ~
```

```
reg [1:0] state;
wire [1:0] next_state;
always @ (posedge clk)
if (rst) state <= 2'b00;
else state <= next_state;
assign x = state[0] | state[1];
assign next_state[0] = ~state[1]&~state[0]&b | state[1]&~state[0];
assign next_state[1] = ~state[1]&state[0] | state[1]&~state[0];
endmodule
```

- Verify the circuit with simulation.
- First of all: Click Save All



• After saving, in the top left corner, switch to Simulation mode from Implementation



• Right click on the Task1 module, and select New Source...



- Select Verilog Test Fixture
- File Name: Task1\_TF
- Don't modify the Location!
- Click Next

>New Source Wizard	<u>×</u>
<b>Select Source Type</b> Select source type, file name and its location.	
<ul> <li>BMM File</li> <li>ChipScope Definition and Connection File</li> <li>Implementation Constraints File</li> <li>IP (CORE Generator &amp; Architecture Wizard)</li> <li>MEM File</li> <li>Schematic</li> <li>User Document</li> <li>Verilog Module</li> <li>Verilog Test Fixture</li> <li>VHDL Module</li> <li>VHDL Library</li> <li>VHDL Package</li> <li>VHDL Test Bench</li> <li>Embedded Processor</li> </ul>	Eile name: Task1_TF Logation: Juments and Settings\Administrator\Desktop\DigLab5
More Info	Next > Cancel

click Next

• Make sure that the Task1 module is selected in the next window, then

New Source Wizard				
Associate Source				
Select a source with which to assoc	ciate the new source.			
F				
Task1 Topmodule				
reprinedate				
More Info		< Pack	Next > Capo	-1

#### • Click Finish

>New Source Wizard		×
<b>Summary</b> Project Navigator will create a new skeleton source with the foll	lowing specifications.	
Add to Project: Yes Source Directory: C:\Documents and Settings\Administrator\Desktop Source Type: Verilog Test Fixture Source Name: Task_TF.v Association: Task1	\DigLab5	
More Info	< <u>B</u> ack <u>F</u> inish Cancel	

#### • The software creates the Test Fixture file. You should see this:



 Go to the bottom of the code. We will add a reset input, then after the reset, we will set the input to b=1, and we will provide a CLK also for the circuit. Go to the "Add stimulus here" part. Insert the always #50 part AFTER the end statement!



- Save All again
- Then make sure that the Task1\_TF file is selected in the top left

corner:



- Go down to "Processes: Task\_TF"
- Click on the plus sign on the left of ISIM Simulator
- Then double click on Simulate Behavioral Model (Or right click on Simulate Behavioral Model, and select Run from the Menu)

	SE Project Navigator (P.68d) - C:\Documents (	an
<b>E</b> E	ile <u>E</u> dit <u>V</u> iew P <u>r</u> oject <u>S</u> ource <u>P</u> rocess <u>T</u> ools	Ā
	) 여 🗶 🗊 🖧 🛛 🐇 🗍 🐇 🗍 🗑 🗑 😴	2
Desig	n ↔□₽×	1.41
<b>F</b>	View: 🔿 🔯 Implementation 💿 🐖 Simulation	į
æ	Behavioral 💌	-
	Hierarchy	E
	DigLab5	
00	En 🔝 xc3s250e-4tq144	E E
6	uut - Task1 (Task1.v)	_
	Topmodule (Topmodule.v)	/
		07
_		1
ш		2
		. (
		(
		-
	N No December December	
₽t	Processes: Task1_TF	
焸	En W ISim Simulator Behavioral Check Syntax	
97	Simulate Behavioral Model	
-		

• The simulator launches. You should see this:



• On the top menu, select the third magnifier (Zoom to full View)

🧱 ISim (P.68d) - [Default.wcfg]	🚋 ISim (P.68d) - [Default.wcfg]											
虅 Eile Edit View Simulation V	👷 Eile Edit View Simulation Window Layout Help											
] 🗅 ờ 🖥 😓 🛛 🖧 🗈 🕻	🗋 🤌 🖥 😓 🖔 🔏 🕒 💫 😕 🖉 🖓 🖓 🕹 🕆 🐼 🖉 🖶 🖀 🖽 🖘 🖉 🖉 🎋 🖓 🖉 🖓 🖓 🖓 🖓 🖓 🖓 🖓 🖓 🖓 🖓 🖓 🖓 🖓											
Instances and Processes 🛛 😁	·□♂×	Objects		⇔⊡₽×	€							
	2	Simulation Object	s for Task1_TF									
		11, 12, 13, 12	L 18 18 🔛		8	Name	Value	Ι.	999,993 ps	1999,994 ps	1999,995 ps	1999,996
Instance and Process Name	D				8	ll₄ ×	0	1-				
Task1_TF	Tá	Object Name	Value	1.1	∕~	18 в	0	1				
⊳ 📒 gibi	gl	lla x	0		0		-	IF				
		1,6 Б	0				ľ					
		1 🐻 clk	0		$\Theta$	u rst	0	-				
		1 🐻 rst	0		1							
					<b>.</b>							
					_							

• First the value of the x output is undefined (red line). After rst=1 and the first rising edge of the CLK, the output is set to 0 (because we go into state 00=OFF). Then, after the first rising edge when b=1, the x output will be 1 for exactly 3 clock cycles.



- You can plot the waveform of the state register also.
- On the left menu (Instance and Process Name) click on the triangle left to Task\_TF, then click on the triangle left to uut. Then select Always\_32\_0
   (or maybe it's called Always 31 0, etc).



- The state and next\_state variables appear in the right menu.
- Click on state[1:0], simply drag it and drop it into the waveform's

area.											
	Layout Help										
	E = [ ⊗ î ↓ 🕅 🕅 ⊨ a	T 🕞 🛛 🎤 🐶 🗍 🕫 🤊 🖉	🔁 🛛 🗠 🖆 🕴	👘 🐴 🖸 🕨 🔀 1.00us	🕶 🔙 📋 🗔 Re-launch						
	Cobjects ↔ □ ₽ ×	<b>₽</b>									
		Name	Value	0 ns	200 ns	1400 ns					
	2 Object Name Value	и х Лар	0 0								
	i b o i ch ch o	C lk	0								
	i i rst o	🕥 👪 rst	0								
	k Notestate[1:0] 00	*									
		->									
		F									
		20									

• After dropping it, it should appear among the other signals:



• However, the waveform is missing

• Press the Re-launch button. A popup window asks whether save changes or not. Select No.



• Press the Zoom to full view button again (3<sup>rd</sup> magnifier button on the top). Now you can see the states also. Notice that every change is synchronized to the rising edge of the clock. Study the output, check the order of the states. Is the behavior of the FSM correct?

											_
	🖻 🛛 🎤 🍕 🗍 🎤 🎤 🙉 🏓	) 🔁 🛛 🗠 🛨 🕇	👘 🐴 🔄 🕨 🗚 1.00us	- 🔙 🛛 🖉	🗔 Re-launch						
Æ	)									1,0	00.00
9											
8	Name	¥alue	10 ns	200 ns		400 ns		600 ns		800 ns	
	ll <sub>a</sub> x	0									
~	Ъ	0									
C	🛯 🔚 clk	0									
Θ	) 🔓 rst	0									
1	🕨 🕨 📷 state[1:0]	00	XX		00	01	<u> </u>		11	00	
et a											
	_										

- We defined the behavior of the combinational circuit using Boolean equations. That's fine.
- However, the readability of the code can be improved by the application of the case command.
- First, close the ISim simulator (File -> Exit). A popup window might appear. Don't save the changes.

• In the top left corner of the ISE Project Navigator, switch back to Implementation mode.



- Select the Task1.v file.
- Delete the written code, except for the following lines:

20	///////////////////////////////////////
21	module Task1(
22	input b,
23	input clk,
24	input rst,
25	output x
26	);
27	
28	reg [1:0] state;
29	
30	always 0 (posedge clk)
31	if (rst) state <= 2'b00;
32	else state <= next_state;
33	
34	endmodule
35	

• Add/modify the highlighted lines:



- Values of **reg** variables have to be set inside an always block.
- To set the value of a **reg** type variable, **use <= instead of =** (see later).
- The commands inside an always block are evaluated once a specified event occurs.
- The event is specified after the @ part in the brackets, this is the so-called sensitivity list: always @ (... Sensitivity list ...)
- Example 1: always @ (posedge clk) In this case the block is evaluated after the rising edge of the clk. This is used to describe the state register.
- Example 2: always @ (\*) The always block is evaluated if ANY of the inputs changes. This is used to describe combinational logic.

- Remember the general design of FSM implementations:
- The combinational logic part is described with an always @ (\*) block
- The state register is described with an always @ (posedge clk) block



- The combinational logic provides the next\_state signal and the ouput of the FSM (check previous figure).
- First we implement the generation of the next\_state signal.
- We can use the **case ... endcase** commands inside the always block.
- This improves the readability of the code.

- Add the following code. Notice that it implements the next states in the correct order, and the conditions (b and b') are also evaluated!
- Note that we use <= instead of = !

```
31
                 (posedge clk)
       alwavs 0
32
       if (rst) state <= 2'b00;</pre>
33
        else state <= next state;</pre>
34
35
       always 0 (*)
36
37
       case (state)
38
       2'b00:
                  if (b) next state <= 2'b01;</pre>
                  else next state <= 2'b00;
39
       2'b01:
                  next state <= 2'b10;
40
       2'b10:
                  next state <= 2'b11;
41
       2'b11:
                  next state <= 2'b00;</pre>
42
        endcase
43
44
    endmodule
45
```



46

• Now implement the output function, using case...endcase.

```
35
       always 0 (*)
36
       case (state)
37
       2'b00:
                  if (b) next state <= 2'b01;</pre>
38
                  else next state <= 2'b00;
39
       2'b01:
                 next state <= 2'b10;</pre>
40
       2'b10:
                 next state <= 2'b11;</pre>
41
       2'b11:
                 next state <= 2'b00;</pre>
42
       endcase
43
44
       always 0 (*)
45
       case (state)
46
       2'b00:
                 x <= 1'b0;
47
       2'b01: x <= 1'b1;
48
       2'b10:
                 x <= 1'b1;
49
       2'b11:
                 x <= 1'b1;
50
       endcase
51
52
    endmodule
53
```



# Task 1 – Simulation II

- Simulate the behavior of the modified circuit.
- Save all changes.
- Switch to Simulation mode on the top left corner.

- Select the Task1\_TF file.
- Run the simulation: "Simulate Behavioral Model"



• Add the state register's value to the waveforms (slides 33-37)



### Task 1 – Simulation II

• Study the waveforms. Did the behavior of the FSM change after the modifications?

- Now the FSM will be uploaded to the FPGA.
- First it has to be added to the top module. This is the so-called instantiation.
- Close the Isim simulator.
- Go back to implementation mode.
- Now select the top module file.



- Instantiation means that we create an instance of the module, and connect its input(s) and output(s) to some wires of the top module.
- Add the following line to the topmodule:

21	module Topmodule(
22	input clk,
23	input rst,
24	input [3:0] bt,
25	output [7:0] ld
26	);
27	
28	Task1 FSM1(.b(bt[0]), .clk(clk), .rst(rst), .x(ld[0]));
29	
30	endmodule
31	

- The line can be interpreted as the following:
- Task1 FSM1(...): A Task1 type module is placed in the top module, and its name is FSM1
- .b(bt[0]): The bt[0] input of the Topmodule is connected to the b input of the FSM1 module.
- .clk(clk): The clk input of the Topmodule is connected to the clk input of the FSM1 module (two different wires, but with the same name!)
- .rst(rst): Similar to clk
- .x(ld[0]): The ld[0] output of the Topmodule is connected to the b output of the FSM1 module.

- The bt and ld wires are multi-bit buses. However, we use only 1 bit of the input, and we do not define the value of the ld[7:1] outputs. This might lead to errors and warnings.
- To avoid this, modify the code in the following way:



• Now the Id[0] led will turn on if any of the buttons are pressed.



- Before generating the programming file, you have to add the .UCF file to the project.
- Download it from this <u>link</u>.
- Unzip it into your working directory.
- Your working directory appears in the title bar of the project navigator.



• Right click on the project and select Add Copy of Source...



• Select the LOGSYS\_SP3E.ucf file

Add Copy of Sou	rce		? ×
Look jn:	🚞 DigLab5	- 🖬 📩 📼	
My Recent Documents Desktop My Documents My Computer	_xmsgs     _ipcore_dir     iseconfig     isim     LOGSYS_SP3E.u     Task1.v     Task1_TF.v     Task_TF.v     Topmodule.v     Topmodule_TF.*	rype: UCF File Date Modified: 10/3/2013 4:34 PM Size: 5.50 KB	
My Network	File <u>n</u> ame:	LOGSYS_SP3E	pen
	Files of type:	Sources( *.txt *.vhd *.vhdl *.v *.h *.vh *.xco *.sc 💌 🛛 Ca	incel

• The following window appers. Select OK.

#### Adding Source Files... X The following allows you to see the status of the source files being added to the project. It also allows you to specify the Design View association, and for VHDL sources the library, for sources which are successfully added to the project. File Name Association Library 🔇 LOGSYS\_SP3E.ucf Implementation 🔽 work 2 3 Source file already in project directory. It was not necessary to ... path: LOGSYS\_SP3E.ucf Adding files to project: of 1 files (0 errors) OK Cancel Help

• Open the LOGSYS\_SP3E file and uncomment (delete the # character from the beginning) the following lines: clk, rst, bt<3>...bt<0>,

```
13 NET "clk"
ld<7>...ld<0>
                                           LOC = "P129" | PULLDOWN;
                         14 NET "rst"
                                           LOC = "P119" | PULLDOWN;
                          15
                             # 4 darab aktív magas nyomógomb, balról jobbra számozva
                          16
                             NET "bt<3>" LOC = "P12";
                          17
                             NET "bt<2>" LOC = "P24";
                          18
                             NET "bt<1>"
                                           LOC = "P36";
                          19
                             NET "bt<0>"
                                           LOC = "P38";
                          20
                         21
                             # 8 kapcsoló, balról jobbra számozva
                          22
                             #NET "sw<7>"
                                            LOC = "P47";
                         23
                             #NET "sw<6>" LOC = "P48";
                         24
                             #NET "sw<5>"
                                            LOC = "P69";
                         25
                             #NET "sw<4>"
                                            LOC = "P78";
                          26
                             #NET "sw<3>"
                                            LOC = "P84";
                          27
                             #NET "sw<2>"
                                            LOC = "P89";
                         28
                             #NET "sw<1>"
                                            LOC = "P95";
                          29
                             #NET "sw<0>"
                         30
                                            LOC = "P101";
                         31
                             # 8 LED, balról jobbra számozva
                          32
                             NET "1d<7>"
                                           LOC = "P43";
                          33
                             NET "1d<6>"
                                           LOC = "P50";
                          34
                          35
                             NET "ld<5>"
                                           LOC = "P51";
                             NET "ld<4>"
                                           LOC = "P52";
                          36
                             NET "ld<3>"
                                           LOC = "P53";
                          37
                             NET "1d<2>"
                                           LOC = "P54";
                          38
                             NET "ld<1>"
                                           LOC = "P58";
                          39
                             NET "ld<0>"
                                           LOC = "P59";
                          40
```

- Press Save All
- Select the Topmodule file



• In Processes: Topmodule (on the mid-left of the screen), double click on Generate Programming File



- If the program file was generated successfully, you can connect the FPGA board to the PC
- Mind the orientation of the JTAG connector!



• Launch the Logsys GUI application



• Press the +5V button to turn the board on

Power Voltage +5V On	Current Maximum Value: D Log to <u>file</u>	450 ∨ mA
Measurement	_	
+5Vout: 4,92	V Maximum Value:	500 ≑ mA
I/Oref: 3,31	V Critical Value:	90 🜲 %
JTAGref: 2,50	V Samples/Second:	10 🜲

• On the right side of the screen, select JTAG download:

LDC221		ť
Info LOGSYS development cable LDC221	Configuration JTAG Download	

• Press the "Query JTAG chain" button

JT	AG	Devices in the JTAG chain:	
	Query JTAG chain	XC3S250E (Xilinx)	$\sim$
	Clear Log		

• Then press "Configure the Selected Device"



- Browse the generated file in your working directory
- Press Open
- The circuit needs a system clock input and a reset input
- First set the value of the clock frequency to 1000
- Press the Set button
- Click into the CLK checkbox
- Note: on Windows 10 the tick might not appear, but it should be fine
- You can reset the circuit by pressing the RST checkbox



- If you have time, try to implement the following FSM on your own:
- FSM: Button press synchronizer no matter how long the bi button is pressed, the output high is 1 clock cycle wide on the bo signal

FSM inputs: bi; FSM outputs: bo



Step 1: FSM

• Button press synchronizes: Encoding states and State table

FSM inputs: bi; FSM outputs: bo



Step 3: Encode states

Combinational logic							
Inputs			Outputs				
s1	s0	bi	n1	n0	bo		
0	0	0	0	0	0		
0	0	1	0	1	0		
0	1	0	0	0	1		
0	1	1	1	0	1		
1	0	0	0	0	0		
1	0	1	1	0	0		
1	1	0	0	0	0		
1	1	1	0	0	0		
	Co Ir s1 0 0 0 1 1 1 1	Comb Inpu s1 s0 0 0 0 1 0 1 1 0 1 0 1 1 1 1	Combinat Inputs s1 s0 bi 0 0 0 0 0 1 0 1 0 0 1 1 1 0 0 1 0 1 1 1 0 1 1 1	Combinational         Inputs       Ou         s1 s0 bi       n1         0 0 0 0       0         0 1 0       0         0 1 0       0         0 1 0       0         0 1 0       0         0 1 1       1         1 0 0       0         1 1 0       0         1 1 1       0	Combinational log         Inputs       Outputs         s1 s0 bi       n1 n0         0 0 0 0       0 0         0 1 0 1       0 1         0 1 0 0       0 0         0 1 0       0 0         0 1 0       0 0         0 1 0       0 0         1 0 0       0 0         1 0 0       0 0         1 1 0       0 0         1 1 0       0 0	Combinational logic         Inputs       Outputs         s1 s0 bi       n1 n0 bo         0 0 0 0       0 0 0         0 0 1       0 1 0         0 1 0       0 1 0         0 1 0       0 0 1         0 1 0       0 0 0         0 1 0       0 0 0         0 1 0       0 0         0 1 0       0 0         0 1 0       0 0         1 0 0       0 0         1 0 0       0 0         1 1 0       0         1 1 0       0	

Step 4: State table

• Boolean equations of the combinational circuit:

#### • Main steps:

- 1. Add new module (e.g. Task2)
- 2. 3 inputs (clk, rst, bi single wires), 1 output (bo, single wire)
- 3. Modify bo from output to output reg in the generated .v file
- 4. Add the state and next\_state registers.
- 5. Implement the state register using always @ (posedge clk)
- 6. Implement the next\_state logic using always(\*) and case...endcase
- 7. Implement the bo logic using using always(\*) and case...endcase
- 8. Verify with simulations