Digital design laboratory 6

Preparations

• Launch the ISE Design Suite



• Create new project: File -> New Project...



Preparations

- Name: DigLab6
- Location: D:\DigLab6
- Working directory: D:\DigLab6
- Press Next

Enter a name, locatio	ons, and comment for	the project ——		
N <u>a</u> me:	DigLab6			
Location:	D:\DigLab6			<u>.</u>
Working Directory:	D:\DigLab6			<u></u>
Select the type of to	p-level source for the	project		

Preparations

- Check FPGA settings
- If OK, press Next
- Then press Finish

New Project Wizard

Project Settings

Specify device and project properties.

Property Name	Value			
Evaluation Development Board	None Specified			
Product Category	All			
Family	Spartan3E			
Device	XC35250E			
Package	TQ144			
Speed	-4			
Top-Level Source Type	HDL			
Synthesis Tool	XST (VHDL/Verilog)			
Simulator	ISim (VHDL/Verilog)			
Preferred Language	Verilog 💌			
Property Specification in Project File	Store all values			
Manual Compile Order				
VHDL Source Analysis Standard	VHDL-93			
Enable Message Filtering				

×

Add module to the project

- In the top left corner, right click on the project (DigLab6)
- Select New Source...



Add module to the project

- Select Verilog module
- Name: Topmodule
- Press Next button

>New Source Wizard	×
Select Source Type Select source type, file name and its location.	
 IP (CORE Generator & Architecture Wizard) Schematic User Document Verilog Module Verilog Test Fixture VHDL Module VHDL Library VHDL Package VHDL Test Bench Embedded Processor 	Eile name: Topmodule Logation: D:\DigLab6
More Info	Next > Cancel

Add module to the project

- 4 inputs: clk, rst, bt, sw
- 1 output: ld
- bt, sw and ld: bus!
- Set the MSB values!
- Press Next
- Then press Finish

Direction					
Direction					
out		Bus	MSB	LSB	<u></u>
	-				
put	•				
put	•	✓	3	0	
put	•	✓	7	0	
utput	•	✓	7	0	
put	•				
put	•				
put	•				
put	•				
put	•				
put	•				
iput	•				
	out	put put put tput put put put put put put put	put put	out Image: Second state stat	vut ✓ 3 0 vut ✓ 7 0 tput ✓ 7 0 vut ✓ 7 0 vut ✓ 7 0 vut ✓ 7 0 vut ✓ 1 1 vut ✓ 1

- Add another module to the project using the previous steps.
- Right click on DigLab6 in the top left corner, then select New Source...
- Verilog module, File Name: Full_Adder
- Press Next

- Inputs: a, b, ci
- Outputs: s, co
- Press Next
- Press Finish

New Source Wizard Define Module Specify ports for module.						×
Module name Full_Adder						
Port Name	Directio	on	Bus	MSB	LSB	<u></u>
a	input	•				
Ь	input	•				
ci	input	-				
s	output	-				
co	output	•				
	input	•				
	input	•				
	input	•				
	input	•				
	input	•				
	input	•				
	input	•				-
More Info	[< <u>B</u> a	ack	<u>N</u> ext >	Cano	el

• You should see this:

timescale 1ns / 1ps 1 2 // Company: 3 // Engineer: 5 Create Date: 08:24:37 10/11/2018 Design Name: Module Name: Full Adder 8 // Project Name: 9 // Target Devices: 10 // Tool versions: 11 // Description: 12 13 // Dependencies: 14 15 // Revision: 16 Revision 0.01 - File Created 17 // Additional Comments: 18 77 19 20 module Full Adder(21 input a, 22 input b, 23 input ci, 24 output s, 25 output co 26 27); 28 29 endmodule 30 31

• Reminder: full adder truth table and equations

	Input	5	Outp	outs
а	b	ci	ω	s
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1

$$co = a'bc + ab'c + abc' + abc$$

$$co = a'bc + abc + ab'c + abc + abc' + abc$$

$$co = (a'+a)bc + (b'+b)ac + (c'+c)ab$$

$$co = bc + ac + ab$$

s = a'b'c + a'bc' + ab'c' + abc s = a'(b'c + bc') + a(b'c' + bc) s = a'(b xor c)' + a(b xor c)s = a xor b xor c

- Implement the above equations in Verilog.
- None of the outputs are registers, so their values have to be set by the **assign** statement.

```
20
  module Full Adder(
21
22
      input a,
      input b,
23
      input ci,
24
      output s,
25
      output co
26
27
      );
28
      assign co = b&ci | a&ci | a&b;
29
     // XOR operator: ^
30
      assign s = a^b^ci;
31
32
   endmodule
33
34
```

• First of all: Press Save All button

> ISE	Projec	t Naviç	jator (I	P.68d) -	C:\Docun	nents a	ano
📄 Eile	<u>E</u> dit	U.S.	P <u>r</u> oject	<u>S</u> ource	e <u>P</u> rocess	<u>T</u> ools	Y
🗋	ð [\$ []	¥ D	B X	b 0	1
Design		\smile			↔ 🗆	₽×	
📑 Vi	ew: 🖲	🔯 Im	plement	ation C	🔝 Simula	ition	Đ

• Switch to Simulation mode



- Right Click on DigLab6, select New Source
- Select Verilog Test Fixture
- File Name: Full_Adder_TF
- Press Next

ISE Project Navigator (P.68d) - C:\Documents and Settings\Adm	inistrator\C
File Edit View Project Source Process Tools Window Layout	Help
୍ ୍ 🖌 🖓 🔂 🕺 🕹 🛛 🎸 🗇 🖓 🖉	8 B P
Design ↔ 🗆 🗗 🗙 👘 1 💘	imescale
📑 View: O 🔯 Implementation 📀 🎆 Simulation 📄 🛛 2 🏹	1111111
Behavioral 3 //	Company
Hierarchy	/ Enginee /
Image: DigLab6 Image: DigLab6 Image: DigLab6 <t< td=""><td>) Create Design</td></t<>) Create Design
🔚 🔤 Full_Adder (Full_Adde 🚚 Add Source	Module
Topmodule (Topmodule (Topmodule) Add Copy of Source	Project Target
Manual Compile Order	Tool ve
File/Path Display	Descri
Expand All	Depende
Collapse All	Revisio
	Revisic
(A) Find Ctrl+F	Additic
Design Properties	mm
21 m	input

- On the next screen, select the Full_Adder module
- If selected, press Next
- Then press Finish

New Source Wizard	×
Associate Source Select a source with which to associate the new source.	
Full_Adder Topmodule	
More Info	< <u>B</u> ack <u>N</u> ext > Cancel

- Now we are going to test the Full_Adder for every possible input combination
- A possible way is to type in all combinations:
- #100 a=1'b0; b=1'b0; ci=1'b0; #100 a=1'b0; b=1'b0; ci=1'b1;

• • •

• This would be quite annoying. Instead, we are going to use a for loop

• Add an integer i variable to the Test Fixture file **ABOVE** the initial begin part:



• Add the for loop after the Add stimulus here part:



- Press the Save All button
- The {a,b,ci} concatenates the three 1-bit variables (a, b and ci) into one 3-bit variable.
- The i variable is a 32-bit integer. The {a,b,ci}=i; command copies the last 3 bits of the i variable into the concatenated {a,b,ci}.
- In other words: in every iteration of the for loop, the value of a is set to the value of the third bit of i, the value of b is set to the value of the second bit of i, and finally the value of ci is set to the first bit of i:
- a=i[2], b=i[1], ci=i[0].

- Check if every modification is saved
- If so, select the test fixture file (left click on it):



• Then press the plus button on the left of the ISim Simulator on the middle-left part of the screen



• Then run (by double left click) Simulate Behavioral Model



• The simulator application launches

• Press the Zoom to full view button:



- You can see the values of the s, co, a, b, ci wires and the i variable.
- Right click on i[31:0], select Radix -> Unsigned decimal



- Verify the correct behavior of the full adder module (s and co).
- Also, check the connection between a, b, ci and the bits of i.
- When you have finished, close the simulator. A popup window will appear asking whether save the changes or not. Select No.

- Now you are going to implement a 4 bit adder in the Topmodule.
- Switch back to implementation mode:



• Select Topmodule.v



- In this implementation, we are going to add two 4-bit numbers using the 1-bit full adder modules.
- The values of the four bit inputs (A and B) will be set on the switches.
- The result will be displayed on the leds (in a binary form).
- Add the following wires to the Topmodule:



• Now we are going to connect the A, B and S variables to the switches and the leds:

21	module Topmodule(
22	input clk,
23	input rst,
24	input [3:0] bt,
25	input [7:0] sw,
26	output [7:0] 1d
27);
28	
29	wire $[3:0]$ A, B, S; // S = A + B;
30	wire [4:0] C; // C: carry
31	
32	assign A = sw[3:0]; // first operand
33	assign B = sw[7:4]; // second operand
34	assign 1d[3:0] = S;
35	<pre>assign ld[4] = C[4]; // Carry out of the last full adder</pre>
36	assign ld[7:5] = 3'd0; // Unused bits
37	
38	
39	endmodule
40	

 Note: you can set the value of ld with 1 command using concatenation {}:

```
31
       assign A = sw[3:0]; // first operand
32
       assign B = sw[7:4]; // second operand
33
       //assign ld[3:0] = S;
34
       //assign ld[4] = C[4]; // Carry out of the last full adder
35
       //assign ld[7:5] = 3'd0; // Unused bits
36
37
       assign ld = {3'd0, C[4], S}; // Concatenation
38
39
4 \square
```

- The next step is the instantiation of the full adder modules:
- Don't forget to set the first carry in input (C[0]) to 0.

```
31
       assign A = sw[3:0]; // first operand
32
       assign B = sw[7:4]; // second operand
33
      //assign ld[3:0] = S;
34
      //assign ld[4] = C[4]; // Carry out of the last full adder
35
      //assign ld[7:5] = 3'd0; // Unused bits
36
37
       assign ld = {3'd0, C[4], S}; // Concatenation
38
39
       assign C[0] = 1'b0; // Setting the first carry in to constant 0
40
       Full Adder FO(.a(A[0]), .b(B[0]), .ci(C[0]), .s(S[0]), .co(C[1]));
41
       Full Adder F1(.a(A[1]), .b(B[1]), .ci(C[1]), .s(S[1]), .co(C[2]));
42
       Full Adder F2(.a(A[2]), .b(B[2]), .ci(C[2]), .s(S[2]), .co(C[3]));
43
       Full Adder F3(.a(A[3]), .b(B[3]), .ci(C[3]), .s(S[3]), .co(C[4]));
44
45
46
47
    endmodule
48
40
```

- Before generating the programming file, you have to add the .UCF file to the project.
- Download it from this <u>link</u>.
- Unzip it into your working directory.
- Your working directory appears in the title bar of the project navigator.



- Save All changes
- Right click on the project and select Add Copy of Source...



• Select the .ucf file, then press Open



• The following window appears. Press OK.

5YS_SP3E.ucf Implementation Implementation	LOGSYS_SP3E.ucf Implementation work	i di y

- Open the ucf file in the editor
- Uncomment the following lines: clk, rst, bt, sw, ld
- Then Save All

13 NET "clk" LOC = "P129" | PULLDOWN; NET "rst" LOC = "P119" | PULLDOWN; 14 15 # 4 darab aktív magas nyomógomb, balról jobbra számozva 16 NET "bt<3>" LOC = "P12"; 17 NET "bt<2>" LOC = "P24"; 18 19 NET "bt<1>" LOC = "P36"; NET "bt<0>" LOC = "P38"; 20 21 22 # 8 kapcsoló, balról jobbra számozva NET "sw<7>" LOC = "P47"; 23 LOC = "P48"; NET "sw<6>" 24 NET "sw<5>" LOC = "P69"; 25 LOC = "P78"; NET "sw<4>" 26 NET "sw<3>" LOC = "P84"; 27 28 NET "sw<2>" LOC = "P89"; 29 NET "sw<1>" LOC = "P95"; NET "sw<0>" LOC = "P101"; 30 31 # 8 LED, balról jobbra számozva 32 33 NET "ld<7>" LOC = "P43"; NET "1d<6>" LOC = "P50"; 34 NET "ld<5>" LOC = "P51"; 3.5 36 NET "ld<4>" LOC = "P52"; NET "1d<3>" LOC = "P53"; 37 NET "1d<2>" LOC = "P54"; NET "ld<1>" LOC = "P58"; 39 NET "ld<0>" LOC = "P59"; 40 41

• Select the Topmodule.v file



- Under Pocesses: Topmodule (middle-left of the screen), run **Generate Programming File**
- You will see warnings, that's because we did not use every input. Its not a problem.
- If generated successfully, you can upload the .bit file, and try the 4 bit adder.

- If the program file was generated successfully, you can connect the FPGA board to the PC
- Mind the orientation of the JTAG connector!



• Launch the Logsys GUI application



• Press the +5V button to turn the board on

Power Voltage +5V On	Current Maximum Value: D Log to <u>file</u>	450 ∨ mA
Measurement	_	
+5Vout: 4,92	V Maximum Value:	500 ≑ mA
I/Oref: 3,31	V Critical Value:	90 🜲 %
JTAGref: 2,50	V Samples/Second:	10 🜲

• On the right side of the screen, select JTAG download:

LDC221		ť
Info LOGSYS development cable LDC221	Configuration JTAG Download	

• Press the "Query JTAG chain" button

JTAG	Devices in the JTAG chain:
Query JTAG chain	×C3S250E (Xilinx) ~
Clear Log	

• Then press "Configure the Selected Device"



- Browse the generated file in your working directory
- Press Open
- The circuit needs a system clock input and a reset input
- First set the value of the clock frequency to 1000
- Press the Set button
- Click into the CLK checkbox
- Note: on Windows 10 the tick might not appear, but it should be fine
- You can reset the circuit by pressing the RST checkbox



- We are going to implement a register with the following functionality:
- Shift to the left, shift to the right, load, set
- bt[0]: shift to the left
- bt[1]: shift to the right
- bt[2]: load content from switches
- bt[3]: set every bit to 1
- If no button is pressed, just maintain the present value
- The clear operation is done by the reset input

- Go back to the ISE Project Navigator, select Topmodule.v
- Comment of delete the previously added lines, except for the module declaration and endmodule

```
module Topmodule(
21
        input clk,
22
23
        input rst,
        input [3:0] bt,
24
        input [7:0] sw,
25
        output [7:0] 1d
26
27
        1:
28
    // wire [3:0] A, B, S; // S = A + B;
29
      wire [4:0] C; // C: carry, S = A + B;
30
31
    // assign A = sw[3:0]; // first operand
32
       assign B = sw[7:4]; // second operand
       assign ld[3:0] = S;
       assign ld[4] = C[4]; // Carry out of the last full adder
    // assign ld[7:5] = 3'd0; // Unused bits
36
37
    // assign ld = \{3'd0, C[4], S\}; // Concatenation
38
39
      assign C[0] = 1'b0; // Setting the first carry in to constant 0
    // Full Adder FO(.a(A[0]), .b(B[0]), .ci(C[0]), .s(S[0]), .co(C[1]));
    // Full Adder F1(.a(A[1]), .b(B[1]), .ci(C[1]), .s(S[1]), .co(C[2]));
   // Full Adder F2(.a(A[2]), .b(B[2]), .ci(C[2]), .s(S[2]), .co(C[3]));
44
    // Full Adder F3(.a(A[3]), .b(B[3]), .ci(C[3]), .s(S[3]), .co(C[4]));
45
46
47 endmodule
```

• Add the following register variables:

reg [7:0] state, next_state;

• Implement the state register:



- Next we implement the next_state logic.
- Add an always (*) block to the code with begin and end



• Add the following skeleton code to cover each case

```
45
46
       reg [7:0] state, next state;
47
       always 0 (posedge clk)
48
       if (rst) state = 8'd0;
49
       else state = next state;
50
51
       always 0 (*)
52
       begin
53
          if (bt[0]) // shift to the left
54
          else if (bt[1]) // shift to the right
55
          else if (bt[2]) // load content
56
          else if (bt[3]) // set every bit to 1
57
          else // maintain value
58
       end
59
60
    endmodule
61
```

• Implement the functionality by adding the following lines to the skeleton:

```
always @ (*)
begin
    if (bt[0]) // shift to the left
        next_state <= {state[6:0], 1'b0};
    else if (bt[1]) // shift to the right
        next_state <= {1'b0, state [7:1]};
    else if (bt[2]) // load content
        next_state <= sw;
    else if (bt[3]) // set every bit to 1
        next_state <= 8'd255;
    else // maintain value
        next_state <= state;
end</pre>
```

- Notice that bt[0] has priority over the other buttons, bt[1] has priority over bt[2] and bt[3], and bt[2] has priority over bt[3].
- So the priorities (in descending order): bt[0], bt[1], bt[2], bt[3].

• Don't forget to connect the state register to the leds:

```
always @ (*)
begin
    if (bt[0]) // shift to the left
        next_state <= {state[7:1], 1'b0};
    else if (bt[1]) // shift to the right
        next_state <= {1'b0, state[6:0]};
    else if (bt[2]) // load content
        next_state <= sw;
    else if (bt[3]) // set every bit to 1
        next_state <= 8'd255;
    else // maintain value
        next_state <= state;
end</pre>
```

<u>assign ld = state;</u>

- Save all changes, and generate the programming file.
- Download it to the FPGA.
- Check functionality:
 - Add clock (5 Hz)
 - Reset
 - Load a value
 - Shift to the left/right
 - Set every bit to 1
 - Reset again
 - Etc.

- Try to modify the code on your own:
- Instead of simply shifting to the left and to the right, rotate the value of the state register in both directions.
- When no button is pressed, invert every bit of the register content instead of maintaining its value.