# **Creating Processor System**



© Copyright 2018 Xilinx

## **Objectives**

#### > After completing this module, you will be able to:

- >> Describe embedded system development flow in Zynq
- >> List the steps involved in creating hardware accelerator
- >> State how hardware accelerator created in Vivado HLS is used in Vivado Design Suite



- > Embedded System Design in Zynq using IP Integrator
- Creating IP-XACT Hardware Accelerator
- Integrating the IP-XACT Hardware Accelerator in AXI System





## **Embedded Design Architecture in Zynq**

#### > Embedded design in Zynq is based on:

- >> Processor and peripherals
  - Dual ARM® Cortex<sup>™</sup> -A9 processors of Zynq-7000 SoC
  - AXI interconnect
  - AXI component peripherals
  - Reset, clocking, debug ports
- >> Software platform for processing system
  - Standalone OS
  - C language support
  - Processor services
  - C drivers for hardware
- >> User application
  - Interrupt service routines (optional)

### The PS and the PL

### > The Zynq-7000 SoC architecture consists of two major sections

- >> PS: Processing system
  - Single/Dual ARM Cortex-A9 processor based (Single core versions available)
  - Multiple peripherals
  - Hard silicon core
- >> PL: Programmable logic
  - Uses the same 7 series programmable logic

| Features                  | Zynq-7000S                          | Zy                      | ynq-7000                       |
|---------------------------|-------------------------------------|-------------------------|--------------------------------|
| Devices                   | Z-7007S, Z-7012S, Z-7014S           | Z-7010, Z-7015, Z-7020  | Z-7030, Z-7035, Z-7045, Z-7100 |
| Processor Core            | Single-core ARM® Cortex™-A9 MPCore™ | Dual-core ARI           | M Cortex-A9 MPCore             |
| Maximum Frequency         | Up to 766MHz                        | Up to 866 MHz           | Up to 1GHz                     |
| External Memory Support   | DD                                  | R3, DDR3L, DDR2, LPDDR2 |                                |
| Key Peripherals           | USB 2.0, Gigabit Ethernet, SD/SDIO  |                         |                                |
| Dedicated Peripheral Pins | Up to 128                           | Up to 128               | 128                            |

## Vivado

#### > What are Vivado, IP Integrator and SDK?

- > Vivado is the tool suite for Xilinx FPGA design and includes capability for embedded system design
  - IP Integrator, is part of Vivado and allows block level design of the hardware part of an Embedded system
  - Integrated into Vivado
  - Vivado includes all the tools, IP, and documentation that are required for designing systems with the Zynq-7000 SoC hard core and/or Xilinx MicroBlaze soft core processor
  - Vivado + IPI replaces ISE/EDK
- >> SDK is an Eclipse-based software design environment
  - Enables the integration of hardware and software components
  - Links from Vivado

### > Vivado is the overall project manager and is used for developing non-embedded hardware and instantiating embedded systems

>> Vivado/IP Integrator flow is recommended for developing Zynq embedded systems

## **Embedded System Tools: Hardware**

#### > Hardware development tools

- >> IP Integrator
- >> IP Packager
- >> Hardware netlist generation
- >> Simulation model generation
- >> Hardware debugging using Vivado analyzer cores



## **Embedded System Tools: Software**

### > Eclipse IDE-based Software Development Kit (SDK)

- >> Board support package creation
- >> GNU software development tools
- >> C/C++ compiler for the MicroBlaze and ARM Cortex-A9 processors (gcc)
- >> Debugger for the MicroBlaze and ARM Cortex-A9 processors (system debugger)
- >> TCF framework multicore debug

### > Board support packages (BSPs)

- Stand-alone BSP
  - Free basic device drivers and utilities from Xilinx
  - NOT an RTOS



## **Vivado View**

### > Customizable panels

- >> A: Project Management
- >> B: IP Integrator
- >> C: FPGA Flow
- >> D: Layout Selection
- >> E: Project view/Preview Panel
- >> F: Console, Messages, Logs

| 🝌 audio - [C:/xup/hls/labs/lab4/audio/aud                             | io.xpr] - Vivado 2018.2   | - 🗆 X  |
|---|---|--|
| <u>E</u> ile <u>E</u> dit F <u>l</u> ow <u>T</u> ools Rep <u>o</u> rt | s <u>W</u> indow Layout <u>V</u> iew <u>H</u> elp <u>Q- Quick Access</u>  | write_bitstream Complete 🗸   |
|   | : • • • • • • • • • • • • • • • • • • •   | 🔚 Default Layout 🗸 🗸   |
| Flow Navigator 🗧 🖨 ? 🔔  | BLOCK DE SIGN - system  | ? ×  |
| Y PROJECT MANAGER   | Sources Design x Signals Board ? □ □ □ □  | iagram x Address Editor x  |
| Settings  | 이 곳 뇌 하 6   |  |
| Add Sources   | A system  |  |
| Language Ter 🗛  | > 🚍 External Interfaces   |  |
| 👎 IP Catalog  | > 🗁 Interface Connections   |  |
|   | > 🗁 Ports   | Concat   |
| ✓ IP INTEGRATOR   |   | 2/NQ7 Processing System  |
| Create Block Design   | $\Rightarrow \neq ax\_gpto\_v(AxtGPto.2.0)$   |  |
| Open Block De   | > <b>#</b> fir_right (Fir:1.0)  |  |
| Generate Block  | > # processing_system7_0 (ZYNQ7 Processing System:5.5)  |  |
|   |   | 4 dan judad peripheral ensete(0)<br>Processor System Reset   |
| ✓ SIMULATION  | Source File Properties ? _ D 🗅 X  | 400, p4022 triv<br>1007, p402 triv<br>1007 |
| Run Simulation  | 🛦 system.bd 🔶 🔿   | MIZ ACLK PR-Production)<br>MIX AVENT   |
| ✓ RTL ANALYSIS  | Enabled   |  |
| > Open Elaborated Design  | Location: C:/xup/hls/labs/lab4/audio/audio.srcs/sources   |  |
|   | Tupo: Plack Decigne   | ORD DA<br>0 hb_obae_bes  |
| Y SYNTHESIS   |   |  |
| Run Synthesis   | Constal Branadian   | SCATA_O  |
| > Open Synthes  | General Propences   | zzd_azdo_dł  |
|   | Tcl Console 🗙 Messages Log Reports Design Runs  | ? _ 🗆 🗅  |
| IMPLEMENTATION     Due Implementation                                 | Q   ★   ♦        ₪   Ⅲ   面  |  |
| Run implementation  | Adding cell - xilinx.com:hls:fir:1.0 = fir_left   | ^  |
| > Open Implemented Design   | Adding cell — xilinx.com:ip:xlconcat:2.1 - xlconcat_0<br>Adding cell — xilinx.com:in:evi crossbar:2.1 - xbar  |  |
| PROGRAM AND DEBUG   | Adding cell — xilinx.com:ip:axi_protocol_converter:2.1 - auto_p   | pc <b>Г</b>  |
| Senerate Bitstream  | Successfully read diagram <system> from BD file <c: hls="" labs<="" td="" xup=""><td>;/lab4/audio/audio.srcs/sources_1/bd/system.bd&gt;<br/>Memory (MB): peak = 1000.082 ; gain = 99.137</td></c:></system> | ;/lab4/audio/audio.srcs/sources_1/bd/system.bd><br>Memory (MB): peak = 1000.082 ; gain = 99.137  |
| > Open Hardware Manager   |   |  |
|   | <   |  |
|   | Type a Tcl command here   |  |
|   |   |  |



## **Embedded System Design using Vivado**



© Copyright 2018 Xilinx

## **Add IP Integrator Block Diagram**

- > IP Integrator Block Diagram opens a blank canvas
- > IP can be added from the IP catalog
- > Drag and drop interface
- > Intelligent Design environment
  - >> Design Assistance
  - >> Connection automation
  - >> Highlights valid connections
  - >> Group, create hierarchal blocks
- > Can import custom IP using IP Packager



## **Configuring and Connecting Hardware in IP** Integrator

Diagram

Θ. Θ.

×

- > Double click blocks to access configuration options
- > Drag pointer to make connections
  - >> Highlights valid connections
- > Connection Automation
  - >> Automatically connect recognised interfaces
- > Automatically redraw system



**EXILINX** 

# **Exporting to XSDK**

### > Export hardware first

- The Hardware Description File (hdf) format file containing all the relevant information will be created and placed under the \*.sdk directory
- >> Include bitstream if generated

### > Launch XSDK

Software development is performed with the Xilinx Software Development Kit tool (XSDK)

### > The XSDK tool will then associate user software projects to hardware

| <u>F</u> ile | <u>E</u> dit F <u>l</u> ow <u>T</u> ools | Rep <u>o</u> rts | <u>W</u> indow La <u>v</u> out <u>V</u> iew   |
|--------------|--|------------------|---|
|              | Project                                  | ۰.               | ∞ 🗹 🕨 👫 🏟 Σ   |
| FI           | Add Sources                              | Alt+A            | LOCK DE SIGN - system   |
| ~            | <u>C</u> lose Project                    |                  | Sources Design × Signa  |
|              | <u>S</u> ave Block Design                | Ctrl+S           | 요 폰 눼   |
|              | Save Block Design As                     |                  |   |
|              | <u>C</u> lose Block Design               |                  | > 🗈 External Interfaces   |
|              | <u>C</u> onstraints                      | Þ                | > 📄 Interface Connections   |
|              | Simulation Waveform                      | Þ                | > Ports   |
| ~            | Chec <u>k</u> point                      | ÷                | Thets Thets Theta is a second data of the second data |
|              | <u>I</u> P                               | ×                | > 👎 fir_left (Fir:1.0)  |
|              | Text E <u>d</u> itor                     | Þ                | > 👎 fir_right (Fir:1.0)   |
|              | I <u>m</u> port                          | Þ                | <pre>&gt; ** processing_system/_0 (2<br/></pre>   |
| ~            | Export                                   | ×.               | Export <u>H</u> ardware   |
|              | Launch SDK                               |                  | Export Block Design   |
|              | Print                                    | Ctrl+P           | Export Bitstream File   |
| <b>*</b>     | E <u>x</u> it                            |                  | Export Simulation   |





**E**XILINX.

## **Software Development Flow**

- > Create/Import hardware platform project
  - Automatically performed when XSDK tool is launched from Vivado project

### > Create BSP

- >> System software, board support package
- > Create software application
- > Update linker script, if needed

### > Build project

>> compile, assemble, link output file <app\_project>.elf



# Creating IP-XACT Hardware Accelerator



© Copyright 2018 Xilinx

### **Port-Level Interfaces**

- > The AXI4 interfaces supported by Vivado HLS include
  - >> The AXI4-Stream (axis)
    - Specify on input arguments or output arguments only, not on input/output arguments
  - >> The AXI4 master (m\_axi)
    - Specify on arrays and pointers (and references in C++) only. You can group multiple arguments into the same AXI4-Lite interface using the bundle option
  - >> The AXI4-Lite (s\_axilite)
    - Specify on any type of argument except arrays. You can group multiple arguments into the same AXI4-Lite interface using the bundle option

```
void example(char *a, char *b, char *c)
{
#pragma HLS INTERFACE s_axilite port=return bundle=BUS_A
#pragma HLS INTERFACE s_axilite port=a bundle=BUS_A
#pragma HLS INTERFACE s_axilite port=b bundle=BUS_A
#pragma HLS INTERFACE s_axilite port=c bundle=BUS_A offset=0x0400
#pragma HLS INTERFACE ap_vld port=b
```

```
*c += *a + *b;
}
```

**Creating Processor System 24-16** 



### **Interface Modes**

### > Native AXI Interfaces

- > AXI4 Slave Lite, AXI4 Master, AXI Stream supported by INTERFACE directive
  - Provided in RTL after Synthesis
  - Supported by C/RTL Co-simulation
  - Supported for Verilog and VHDL

### > BRAM Memory Interface

- >> Identical IO protocol to ap\_memory
- >> Bundled differently in IP Integrator
  - Provides easier integration to memories with BRAM interface

|                        | Argument<br>Type  | Sc    | alar   |    | Array |   | Pointe | er or Ref  | erence | HLS::<br>Stream |
|------------------------|-------------------|-------|--------|----|-------|---|--------|------------|--------|-----------------|
|                        | Interface<br>Mode | Input | Return | I. | ı/o   | ο | 1      | <b>I/O</b> | ο      | I and O         |
|                        | ap_ctrl_none      |       |        |    |       |   |        |            |        |                 |
| Block-Level Protocol   | ap_ctrl_hs        |       | D      |    |       |   |        |            |        |                 |
|                        | ap_ctrl_chain     |       |        |    |       |   |        |            |        |                 |
|                        | axis              |       |        |    |       |   |        |            |        |                 |
| AXI Interface Protocol | s_axilite         |       |        |    |       |   |        |            |        |                 |
|                        | m_axi             |       |        |    |       |   |        |            |        |                 |
| No I/O Protocol        | ap_none           | D     |        |    |       |   | D      |            |        |                 |
| No I/O Protocol        | ap_stable         |       |        |    |       |   |        |            |        |                 |
|                        | ap_ack            |       |        |    |       |   |        |            |        |                 |
| Wire Handshake         | ap_vld            |       |        |    |       |   |        |            | D      |                 |
| Protocol               | ap_ovld           |       |        |    |       |   |        | D          |        |                 |
|                        | ap_hs             |       |        |    |       |   |        |            |        |                 |
| Memory Interface       | ap_memory         |       |        | D  | D     | D |        |            |        |                 |
| Protocol: RAM          | bram              |       |        |    |       |   |        |            |        |                 |
| : FIFO                 | ap_fifo           |       |        |    |       |   |        |            |        | D               |
| Bus Protocol           | ap_bus            |       |        |    |       |   |        |            |        |                 |
|                        |                   |       |        |    |       | _ |        |            |        |                 |

Supported D = Default Interface

Not Supported

### **Native AXI Slave Lite Interface**

#### > Interface Mode: s\_axilite

- >> Supported with INTERFACE directive
- >> Multiple ports may be grouped into the same Slave Lite interface
  - All ports which use the same bundle name are grouped

#### > Grouped Ports

- >> Default mode is ap\_none for input ports
- >> Default mode is ap\_vld for output ports
- >> Default mode ap\_ctrl\_hs for function (return port)
- Default mode can be changed with additional INTERFACE directives

| void exa | ample | e(char *a, | char *b, o | char *c) |                    |
|----------|-------|------------|------------|----------|--------------------|
| #pragma  | HLS   | INTERFACE  | s axilite  | port=re  | eturn bundle=BUS A |
| #pragma  | HLS   | INTERFACE  | s_axilite  | port=a   | bundle=BUS_A       |
| #pragma  | HLS   | INTERFACE  | s_axilite  | port=b   | bundle=BUS_A       |
| #pragma  | HLS   | INTERFACE  | s_axilite  | port=c   | bundle=BUS_A       |
| #pragma  | HLS   | INTERFACE  | ap_hs      | port=a   |                    |
| #pragma  | HLS   | INTERFACE  | ap_vld     | port=b   |                    |
| #pragma  | HLS   | INTERFACE  | ap_none    | port=c   | register           |

| Vivado HLS Directive Editor |           |
|-----------------------------|-----------|
| Directive                   |           |
| INTERFACE                   | ~         |
| Destination                 |           |
| Source File                 |           |
| Directive File              |           |
| Options                     |           |
| mode (optional):            | s_axilite |
| register (optional):        |           |
| depth (optional):           |           |
| latency (optional):         |           |
| port (required):            | in        |
| offset (optional):          |           |
|                             |           |
| bundle (optional):          | BUS_A     |
| clock name (optional):      |           |

### **Controllable Register Maps in AXI4 Lite**

#### > Assigning offset to array (RAM) interfaces

- >> Specified value is offset to base of array
- >> Array's address space is always contiguous and linear

#### > C Driver Files include offset information

>> In generated driver file xhls\_sig\_gen\_bram2axis.h



### **Native AXI4 Master**

### > Interface Mode: m\_axi

>> Supported with INTERFACE directive

### > Options

- >> Multiple ports may be grouped into the same AXI4 Master interface
  - All ports which use the same bundle name are grouped
- >> Depth option is required for C/RTL co-simulation
  - Required for pointers, not arrays
  - Set to the number of values read/written
- >> Option to support offset or base address



| Vivado HLS Directive Editor |         |
|-----------------------------|---------|
| Directive                   |         |
| INTERFACE                   | ~       |
| Destination                 |         |
| Source File                 |         |
| Directive File              |         |
| Options                     |         |
| mode (optional):            | m_axi ~ |
|                             |         |
|                             |         |
| depth (required):           | 50      |
| latency (optional):         |         |
| nort (required):            | lin     |
| port (required).            |         |

## **Native AXI4 Master : Offset Support**

#### > Address Offset / Base Address Support

>> Support provided for address offset

#### > Port Offset

- >> Defines the offset for the port
- >> May be set on individual interfaces using the INTERFACE directive

#### > Global Offset

- >> Globally controls the offset ports of all M\_AXI interface in the design
- >> May be set using the interface configuration
  - Using Tcl command config\_interface -m\_axi\_offset option



Add Command

Parameters

clock enable

expose\_global m\_axi\_addr64

m\_axi\_offset

register io trim\_dangling\_port

off

off

Command: onfig interface

## Native AXI4 Master: Offset=off (default)

#### > Default AXI4 Master Interface

- >> No offset is provided for the address
  - Same as existing behavior
- >> The offset (BASEADDR) is set IPI
  - Using IP customization GUI

example\_0

Vivado<sup>™</sup> HLS

Example (Pre-Production)

m\_axi\_a-

ap done

ap, idle

ap ready

>> The offset can <u>not</u> be changed on the fly

|                  |                    | 1.0   |
|------------------|--------------------|-------|
|                  | Add Command        |       |
|                  | Command:           |       |
|                  | config_interface   | ~     |
|                  | Parameters         |       |
|                  | clock_enable       |       |
|                  | expose_global      |       |
|                  | m_axi_addr64       |       |
|                  | m_axi_offset       | off ~ |
|                  | register_io        | off ~ |
|                  | trim_dangling_port |       |
|                  |                    |       |
|                  |                    |       |
|                  |                    |       |
| Master Interface |                    |       |
|                  |                    |       |
|                  |                    |       |
|                  |                    |       |

config\_interface -m\_axi\_offset off

**E** XILINX

- ap start

ap\_rst\_n

ap clk

AXI4

### Native AXI4 Master: Offset=direct

#### > Direct Interface

- >> Generates a scalar input offset port
- >> The offset is set by driving the input port
- It can be changed on the fly by driving the port with a different value

| Add Command      |        |  |        |
|------------------|--------|--|--------|
| Command:         |        |  |        |
| config_interface |        |  | ~      |
| Parameters       |        |  |        |
| clock_enable     |        |  |        |
| expose_global    |        |  |        |
| m_axi_addr64     |        |  |        |
| m_axi_offset     | direct |  | $\sim$ |
| register_io      | off    |  | $\sim$ |
| trim_dangling_po | nt 🗌   |  |        |

**E** XILINX.



### Native AXI4 Master: Offset=slave

#### > Direct Interface

...Plus AXI4 Slave Lite interface to program the address offset

- Senerates an offset port and automatically maps it to an AXI4 Slave Lite interface
- >> User must program the offset before starting transactions on the AXI4 Master interface
- It can changed on the fly by re-programming the offset register

ap\_start

ap\_rst\_n

| Command:           |  |
|--------------------|--|
| config_interface   | ~  |
| Parameters         |  |
| clock_enable       |  |
| expose_global      |  |
| m_axi_addr64       |  |
| m_axi_offset       | slave $\checkmark$   |
| register_io        | off $\checkmark$   |
| trim_dangling_port |  |
|                    |  |
|                    |  |
|                    |  |
|                    |  |
|                    | and the first state of the stat |

config interface -m axi offset slave

ap idle

ap\_ready

example\_0

Vivado<sup>™</sup> HLS

Example (Pre-Production)

m\_ax

## **Burst Accesses Inferred for AXI4 Master**

#### > There are two types of accesses on an AXI Master



| <pre>void example(int *a) {     #pragma HLS INTERFACE m_axi port=a depth=      memcpy(vals, a, N * sizeof(int));    </pre> |
|--|

- >> Burst accesses are more efficient
- >> Burst access has until now required the use of memcpy()

#### > Burst Accesses are now inferred

- >> From operations in a for-loop and from sequential operations in the code
- >> However: there are some limitations
  - Single for-loops only, no nested loops

## **Byte-Enable Accesses on AXI4 Master**

#### > Byte-Enable Accesses Support on AXI4 Master Interfaces

- >> Single bytes are now written and read
- >> Improved AXI4 Master performance

#### > Improved Performance

>> This code uses 8-bit data

void example(volatile char \*a) {

#pragma HLS INTERFACE m\_axi depth=50 port=a

- Previously, accessing this required reading/writing full 32-bit
- This implied a required read-modify-write behavior: Impacted performance
- >> Similar performance improvement when accessing struct members
  - Also often implied read-modify-write behavior
- >> Improved Port Bundling
  - Variables of different sizes can be grouped into same AXI4 Master port

## **AXI4 Port Bundling**

#### > AXI4 Master and Lite Port Bundling

- >> The bundle options groups arguments into the same AXI4 port
- >> For example, group 3 arguments into AXI4 port "ctrl" :



#### > Arguments can be Bundled into AXI4 Master and AXI4 Lite ports

- >> If no bundle name is used a default name is used for all arguments
  - All go into a single AXI4 Master or AXI4 Lite
  - Default name applied if no -bundle option is used
- >> Group different sized variables into an AXI4 Master port

### **AXI4 Stream Interface: Ease of Use**

#### > Native Support for AXI4 Stream Interfaces

- >> Native = An AXI4 Stream can be specified with set\_directive\_interface
  - No longer required to set the interface then add a resource
  - This AXI4 Stream interface is part of the HDL after synthesis
  - This AXI4 Stream interface is simulated by RTL co-simulation

| Directive            |                                      |
|----------------------|--------------------------------------|
| INTERFACE            |                                      |
| Destination          |                                      |
| O Source File        |                                      |
| Oirective File       |                                      |
| Options              |                                      |
| mode (optional):     |                                      |
| register (optional): | ap_ack<br>ap_bus<br>ap_fifo<br>ap_hs |
| depth (required):    | ap_memory<br>ap_none                 |
|                      | ap_ovld<br>ap_stable                 |
| latency (optional):  | and sold                             |

#### Interface Type "axis" is AXI4 Stream

set\_directive\_interface –mode axis "foo" portA Or

#pragma HLS interface axis port=portA

**Creating Processor System 24-28** 



### **Generate the hardware accelerator**

### > Select Solution > Export RTL

- > Select IP Catalog, System Generator for Vivado or design check point (dcp)
- > Click on Configuration... if you want to change the version number or other information
  - Default is v1.0

### > Click on OK

- The directory (ip) will be generated under the impl folder under the current project directory and current solution
- RTL code will be generated, both for Verilog and VHDL languages in their respective folders

| Format Selection                  |                 |
|-----------------------------------|-----------------|
| Format Selection                  |                 |
| IP Catalog                        | ✓ Configuration |
| Evaluate Generated RTL            |                 |
| Verilog                           | $\sim$          |
| Vivado synthesis                  |                 |
| Vivado synthesis, place and route |                 |
|                                   |                 |
|                                   |                 |
|                                   |                 |
|                                   |                 |
|                                   |                 |
|                                   |                 |
|                                   |                 |

## **Generated impl Directory**



## **C** Driver API for AXI4-Lite Interface

| API Function          | Description  | XExample_Continue<br>XExample_EnableAutoRestart   | Assert port ap_continue. Available only if there is an<br>ap_continue port on the device.<br>Enables "auto restart" on device. When this is set the device will<br>automatically start the next transaction when the current<br>transaction completes. |  |
|-----------------------|--|---|--|--|
| XExample_Initialize   | This API will write value to InstancePtr which then can be used<br>in other APIs. It is recommended to call this API to initialize a<br>device except when an MMU is used in the system.     |   |  |  |
|                       |  |   |  |  |
| XExample_Set_ARG      | Write a value to port ARG (a scalar argument of the top function). Available only if ARG is input port.  |   |  |  |
| XExample_LookupConfig | Used to obtain the configuration information of the device by<br>ID. The configuration information contain the physical base<br>address. Not for user on Linux                               | XExample_Set_ARG_vId  | Assert port ARG_vld. Available only if ARG is an input port and implemented with an ap_hs or ap_vld interface protocol.  |  |
| XExample_Release      | Release the uio device in linux. Delete the mappings by<br>munmap: the mapping will automatically be deleted if the<br>process terminated. Only for use on Linux systems.                    | XExample_Set_ARG_ack  | Assert port ARG_ack. Available only if ARG is an output port and implemented with an ap_hs or ap_ack interface protocol.   |  |
|                       |  | XExample_Get_ARG  | Read a value from ARG. Only available if port ARG is an output port on the device.   |  |
| XExample_Start        | Start the device. This function will assert the ap_start port on the device. Available only if there is ap_start port on the device.   | XExample_Get_ARG_vId  | Read a value from ARG_vld. Only available if port ARG is an output port on the device and implemented with an ap_hs or   |  |
| XExample_IsDone       | Check if the device has finished the previous execution: this function will return the value of the ap_done port on the device.<br>Available only if there is an ap_done port on the device. | ap_vld interface protocol.       XExample_InterruptGlobalEnable       Enable the interrupt output. Interrupt functions are avail only if there is an start. |  |  |
| XExample_IsIdle       | Check if the device is in idle state: this function will return the value of the ap_idle port. Available only if there is an ap_idle port on the device                                      | XExample InterruptGlobalDisable   | Disable the interrupt output.  |  |
|                       |  |   |  |  |
| XExample_IsReady      | Check if the device is ready for the next input: this function will<br>return the value of the ap_ready port. Available only if there is<br>an ap_ready port on the device.                  | Acxample_Interruptchable  | sources (source 0 for ap_done and source 1 for ap_ready)   |  |
|                       |  | XExample_InterruptDisable   | Disable the interrupt source.  |  |
|                       |  | XExample_InterruptClear   | Clear the interrupt status.  |  |
|                       |  | XExample_InterruptGetEnabled  | Check which interrupt sources are enabled.   |  |

XExample\_InterruptGetStatus

Check which interrupt sources are triggered.

# Integrating the IP-XACT Hardware Accelerator in AXI System



## **Embedded System Design using Vivado**

- > Create a new Vivado project, or open an existing project
- > Invoke IP Integrator
- > Construct(modify) the hardware portion of the embedded design by adding the IP-XACT hardware accelerator created in Vivado HLS
- > Create (Update) top level HDL wrapper
- > Synthesize any non-embedded components and implement in Vivado
- > Export the hardware description, and launch XSDK
- > Create a new software board support package and application projects in the XSDK
- > Compile the software with the GNU cross-compiler in XSDK
- > Download the programmable logic's completed bitstream using Xilinx Tools > Program FPGA in XSDK
- > Use XSDK to download and execute the program (the ELF file)

# Summary



© Copyright 2018 Xilinx



#### > Embedded system development flow in FPGA involves

- >> Developing hardware using IP Integrator and Vivado
- >> Developing software using XSDK
- > hardware accelerator provides wide support of AXI interfaces, System Generator design, and design check point(dcp)
  - >> Use the INTERFACE directive
  - >> The choice of hardware accelerator is a function of the C variable type (pointer, etc.)

### > Start with the correct C argument type

- >> Verify the design at the C level
- >> Accept the default block-level I/O protocol
- >> Select the port-level I/O protocol that gives the required hardware accelerator interface
- >> Optionally group ports