 |
|
|
|
|
Measurement laboratory 1.
|
General information
- Schedule 2017.
- All measurements starts with a short test. Expect any question related to the documentation. If you fail the short test, you fail the actual measurement. Only one measurement can be retried in the semester.
The retry of Measurement 2. will predate Measurement 3. and the retry of Measurement 3. will predate Measurement 4/5.
Therefore retry of these will be held during the semester, the current plan is Monday morning.
The retry of Measurement 4/5 will be held at the end of the semester, before the practical test.
- Measurement 5. is homework. You have to come to the lab with finished, synthesizable, simulated Verilog code. In the lab you have to make the code work on the development board. Creating the homework takes ~10 hours, so be sure to start it in time. For Measurement 3. you have to create a schematic diagram of the homework, which is as detailed as the schematic diagrams in the documentation for Measurement 2. & 3.
- The semester ends with a practical test. You have to implement a simple circuit in Verilog and you have to make some measurements using the logic analyzer. To pass the test, you have to pass both parts.
Measurement 1.: Verilog introduction
- Verilog/FPGA presentation (download PPT)
- Xilinx ISE Webpack can be downloaded from a local link (accesible from the univeristy) HERE.
Alternatively you can download the software from the Xilinx web page.
Be sure to select Webpack during the install process, otherwise the software will work for a 30 day trial period.
A license file is required after the installation. You can generate it online at Xilinx website (registration required) or
you can download a license file for ISE Webpack HERE (only from university network).
- Measurement tasks (ISE tutorial project) (download PDF)
Measurement 2.: Logic analyzer introduction
- Measurement tasks (download PDF)
- Source files (download ZIP)
- Download the logic analyzer software and help files from the Intronix website (manufacturer of the logic analyzer). The software can run in demo mode, so take the time to read the help file (especially the tutorial) and experiment with the software.
Measurement 3.: Implementing a serial interface
Measurement 4.: Debugging using the logic analyzer
Measurement 5.: Logic design using Verilog
- Designing and implementing the homework takes ~15 hours, so be sure to start it in time!!!!
- Homework specification (download PDF).
|
|
Measurement laboratory 2.
|
General information
Requirements
- All labs start with a short test based on the documentation, which you have to read before the class. If you are not prepared
you fail the that lab. If, for any reason, you fail on a lab you can retry only ONE in the semester.
- There will be a practical test at the end of the semester, which can also be repeated once.
- For measurements 2. & 3. you should be familiar with the following topics.
Be sure to review them before the measurements.
- Basic concept of processors, processor based systems (learned in Digital Design).
- Basic concept of assembly programming (learned in Digital Design).
- Learn AVR ATmega128 introduction linked below.
- If you have problems understanding assembly programming, a very good tutorial on programming the AVR microcontroller
can be found HERE. Highly suggested material.
- For measurements 4. & 5. you should be familiar with the following topics.
Be sure to review them before the measurements.
- Timing of logic gates and storage elements (learned in Digital Design).
- Basics of electronics learned in high-school or in Physics (keywords: voltage, current, resistor, capacitor,
serial connection, parallel connection).
If necessary, you can even start with reading the corresponding Wiki pages for the basics.
AVR development software
Measurement 1.: Introduction
Measurement 2 & 3.: AVR Programming
Measurement 4.: Signals and cables
Measurement 5.: Logic gates
Practical test
The practical test is 2 hours long consisiting two main tasks
- Measurement 2. & 3.: In 45 minutes you have to create a relatively simple program in assemby (example tasks)
- Measurement 4. & 5.: You have a practical task from either measurement 4. or 5. From the other measurement you get short questions which should be only answered on paper.
Both are from the tasks you did on the labs, so take the time to learn and understand them.
The documentation you do can help a lot, so be sure to create good, understandable documentation during the semester.
Feel free to write as many comments as you need, take photos, etc.
|
|
Measurement laboratory 3.
|
General information
- Schedule of the measurements (2016).
- All measurements starts with a short test. Expect any question related to the documentation.
If you fail the short test, you fail the actual measurement.
Only one measurement can be retried in the semester.
- The semester ends with a practical test. You have to do practical measurement tasks from two of the
measurements and to pass the practical test you have to pass both of them.
Beyond the parctical measurements short questions will be asked regarding the other two measurements you did in the semester.
Measurement 1.: LabView introduction
Measurement 2.: LabView
Measurement 3.: Embedded operating system (ucOS)
Measurement 4.: Building and measuring a simple electronic circuit
- Measurement tasks (download PDF)
- Applications of OPAs (Dr. József Zoltai) (download PDF)
- Modles of OPAs (offset and bias currents/voltages), noise models (Dr. József Zoltai) (download PDF)
- Differential amplifiers - see first page for basic terms and notations - (Dr. József Zoltai) (download PDF)
- Principle of feedback - see first page - (Dr. József Zoltai) (download PDF)
- Internal structure of operational amplifiers - only auxiliary reading - (Dr. József Zoltai) (download PDF)
Measurement 5.: Analyzing A/D and D/A converters
|
|
|
|
|
|
|
|
